JP5918809B2 - 配線基板の製造方法および配線基板 - Google Patents
配線基板の製造方法および配線基板 Download PDFInfo
- Publication number
- JP5918809B2 JP5918809B2 JP2014138850A JP2014138850A JP5918809B2 JP 5918809 B2 JP5918809 B2 JP 5918809B2 JP 2014138850 A JP2014138850 A JP 2014138850A JP 2014138850 A JP2014138850 A JP 2014138850A JP 5918809 B2 JP5918809 B2 JP 5918809B2
- Authority
- JP
- Japan
- Prior art keywords
- resin
- opening
- resist
- resin body
- surface region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
- H10W70/65—Shapes or dispositions of interconnections
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W42/00—Arrangements for protection of devices
- H10W42/121—Arrangements for protection of devices protecting against mechanical damage
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
- H10W70/63—Vias, e.g. via plugs
- H10W70/635—Through-vias
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/69—Insulating materials thereof
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/049—Wire bonding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0582—Coating by resist, i.e. resist used as mask for application of insulating coating or of second resist
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/30—Die-attach connectors
- H10W72/381—Auxiliary members
- H10W72/387—Flow barriers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/931—Shapes of bond pads
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/15—Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Non-Metallic Protective Coatings For Printed Circuits (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Ceramic Engineering (AREA)
- Physics & Mathematics (AREA)
- Geometry (AREA)
Description
本発明の実施形態1に係る配線基板10の製造方法について、図1〜図6を参照して説明する。図1〜図6は、本実施形態に係る製造工程中の配線基板10の要部模式的断面図である。なお、この配線基板10の表面(実装面)に電子部品(例えば、半導体素子、チップコンデンサなど)が実装されて、半導体装置(半導体パッケージ)が構成される。
本発明の実施形態2に係る配線基板10の製造方法について、図7〜図11を参照して説明する。図7〜図11は、本実施形態に係る製造工程中の配線基板10の要部模式的断面図である。
本発明の実施形態3に係る配線基板10の製造方法について、図14〜図16を参照して説明する。図14〜図16は、本実施形態に係る製造工程中の配線基板10の要部模式的断面図である。なお、本実施形態に係る配線基板10の製造方法は、前記実施形態2において、図7を参照して説明した工程までは同じ工程を経るため、以下では、それ以降の工程について説明する。
12 第1表面領域
14 第2表面領域
16 配線
18 基体
20 レジスト
22 樹脂体
24 樹脂開口部
24a 第1樹脂開口部
24b 第2樹脂開口部
26 第3表面領域
28 第4表面領域
30 マスク
32 第1開口部
34 第2開口部
36 樹脂凹部
100 半導体装置
101,102 半導体素子
103 ボンディングワイヤ
104 保護材
105 半導体装置
106 半導体素子
107 電極バンプ
Claims (7)
- (a)第1表面領域と、該第1表面領域の周囲の第2表面領域とを有し、配線が形成された基体を準備する工程と、
(b)前記第1表面領域を覆うレジストを形成する工程と、
(c)前記レジストを内包するように、前記第1および第2表面領域を樹脂体で覆う工程と、
(d)前記樹脂体から前記レジストを露出させる工程と、
(e)露出した前記レジストを除去することで、前記第1表面領域における前記基体を露出させる樹脂開口部を前記樹脂体に形成する工程と
を含むことを特徴とする配線基板の製造方法。 - 請求項1記載の配線基板の製造方法において、
前記(d)工程では、前記樹脂体を半硬化の状態で用い、
前記(d)工程の後、前記(e)工程の前に、前記樹脂体を完全に硬化する。 - 請求項1または2記載の配線基板の製造方法において、
前記(b)工程では、前記レジストとして感光性樹脂を用い、
前記(c)工程では、前記樹脂体として感熱性樹脂を用いる。 - 請求項1〜3のいずれか一項に記載の配線基板の製造方法において、
前記(a)工程では、前記配線と電気的に接続された電極パッドが前記第1表面領域に形成された前記基板を準備し、
前記(e)工程では、前記樹脂開口部から前記電極パッドを露出させる。 - 請求項1〜4のいずれか一項に記載の配線基板の製造方法において、
(f)前記(c)工程の後、前記(d)工程の前に、前記第1表面領域の上方に第1開口部を有するマスクを前記樹脂体上に形成する工程を更に含み、
前記(d)工程では、前記レジストを露出させるまで前記第1開口部から前記樹脂体を除去し、
前記(d)工程の後、前記マスクを除去する。 - 請求項5記載の配線基板の製造方法において、
前記(f)工程では、前記第1開口部の前記レジストに対する面積が該レジストよりも大きい前記マスクを用い、
前記(d)工程では、前記レジスト上の前記樹脂体の部分と、該部分の周囲部分とを除去し、
前記(e)工程では、前記樹脂開口部において該樹脂開口部の底面側より開口側が大きくなる段差を形成する。 - 請求項5または6記載の配線基板の製造方法において、
前記(a)工程では、前記第1表面領域とは異なる第3表面領域と、該第3表面領域の周囲の第4表面領域とを更に有する前記基板を準備し、
前記(c)工程では、前記第1および第2表面領域と共に、前記第3および第4表面領域を前記樹脂体で覆い、
前記(f)工程では、前記第3表面領域の上方に第2開口部を更に有する前記マスクを前記樹脂体上に形成し、
前記(d)工程では、前記第2開口部から前記樹脂体を除去し、樹脂凹部を前記樹脂体に形成する。
Priority Applications (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014138850A JP5918809B2 (ja) | 2014-07-04 | 2014-07-04 | 配線基板の製造方法および配線基板 |
| PCT/JP2015/064044 WO2016002360A1 (ja) | 2014-07-04 | 2015-05-15 | 配線基板の製造方法および配線基板 |
| CN201580031884.XA CN106463471B (zh) | 2014-07-04 | 2015-05-15 | 配线基板的制造方法和配线基板 |
| KR1020167035861A KR20170026372A (ko) | 2014-07-04 | 2015-05-15 | 배선 기판의 제조 방법 및 배선 기판 |
| US15/316,589 US9922923B2 (en) | 2014-07-04 | 2015-05-15 | Method of manufacturing wiring substrate and wiring substrate |
| TW104116912A TWI666736B (zh) | 2014-07-04 | 2015-05-27 | 配線基板的製造方法及配線基板 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014138850A JP5918809B2 (ja) | 2014-07-04 | 2014-07-04 | 配線基板の製造方法および配線基板 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2016018815A JP2016018815A (ja) | 2016-02-01 |
| JP5918809B2 true JP5918809B2 (ja) | 2016-05-18 |
Family
ID=55018915
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2014138850A Active JP5918809B2 (ja) | 2014-07-04 | 2014-07-04 | 配線基板の製造方法および配線基板 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US9922923B2 (ja) |
| JP (1) | JP5918809B2 (ja) |
| KR (1) | KR20170026372A (ja) |
| CN (1) | CN106463471B (ja) |
| TW (1) | TWI666736B (ja) |
| WO (1) | WO2016002360A1 (ja) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6680705B2 (ja) * | 2017-02-10 | 2020-04-15 | キオクシア株式会社 | 半導体装置及びその製造方法 |
| JP6709313B1 (ja) * | 2019-05-31 | 2020-06-10 | アオイ電子株式会社 | 半導体装置および半導体装置の製造方法 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1796446B1 (en) | 1996-11-20 | 2011-05-11 | Ibiden Co., Ltd. | Printed circuit board |
| JP3853142B2 (ja) * | 1996-11-20 | 2006-12-06 | イビデン株式会社 | ソルダーレジスト組成物およびプリント配線板の製造方法 |
| JP2001267452A (ja) * | 2000-03-16 | 2001-09-28 | Hitachi Ltd | 半導体装置 |
| JP4446772B2 (ja) * | 2004-03-24 | 2010-04-07 | 三洋電機株式会社 | 回路装置およびその製造方法 |
| JP2009194079A (ja) | 2008-02-13 | 2009-08-27 | Panasonic Corp | 半導体装置用配線基板とその製造方法及びそれを用いた半導体装置 |
| WO2009104506A1 (ja) | 2008-02-19 | 2009-08-27 | 日本電気株式会社 | プリント配線板、電子装置及びその製造方法 |
| JP5210839B2 (ja) * | 2008-12-10 | 2013-06-12 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
| JP2010199240A (ja) | 2009-02-24 | 2010-09-09 | Eastern Co Ltd | 配線基板及びその製造方法 |
| JP5801685B2 (ja) * | 2011-10-24 | 2015-10-28 | 新光電気工業株式会社 | 配線基板、発光装置及び配線基板の製造方法 |
-
2014
- 2014-07-04 JP JP2014138850A patent/JP5918809B2/ja active Active
-
2015
- 2015-05-15 CN CN201580031884.XA patent/CN106463471B/zh active Active
- 2015-05-15 US US15/316,589 patent/US9922923B2/en active Active
- 2015-05-15 WO PCT/JP2015/064044 patent/WO2016002360A1/ja not_active Ceased
- 2015-05-15 KR KR1020167035861A patent/KR20170026372A/ko not_active Withdrawn
- 2015-05-27 TW TW104116912A patent/TWI666736B/zh active
Also Published As
| Publication number | Publication date |
|---|---|
| CN106463471B (zh) | 2019-03-08 |
| CN106463471A (zh) | 2017-02-22 |
| TW201603203A (zh) | 2016-01-16 |
| KR20170026372A (ko) | 2017-03-08 |
| WO2016002360A1 (ja) | 2016-01-07 |
| JP2016018815A (ja) | 2016-02-01 |
| TWI666736B (zh) | 2019-07-21 |
| US20170148717A1 (en) | 2017-05-25 |
| US9922923B2 (en) | 2018-03-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10103113B2 (en) | Method of manufacturing printed circuit board | |
| US9728479B2 (en) | Multi-chip package structure, wafer level chip package structure and manufacturing process thereof | |
| US8410614B2 (en) | Semiconductor device having a semiconductor element buried in an insulating layer and method of manufacturing the same | |
| JP5547594B2 (ja) | 配線基板、半導体装置及び配線基板の製造方法 | |
| JP5193809B2 (ja) | 配線基板及びその製造方法 | |
| JP6816964B2 (ja) | 配線基板、半導体装置及び配線基板の製造方法 | |
| US20130049198A1 (en) | Semiconductor package structure and manufacturing method thereof | |
| KR20170070779A (ko) | 웨이퍼 레벨 패키지 및 제조 방법 | |
| KR101179386B1 (ko) | 패키지 기판의 제조방법 | |
| US20200227344A1 (en) | Semiconductor package substrate and method for manufacturing same | |
| JP2015165533A5 (ja) | ||
| US9066458B2 (en) | Fabricating method of circuit board and circuit board | |
| JP5918809B2 (ja) | 配線基板の製造方法および配線基板 | |
| KR20210070439A (ko) | 딥 캐비티 구조의 다층 인쇄회로기판 및 그 제조 방법과, 그 반도체 패키지 | |
| KR20130126171A (ko) | 범프 구조물 및 이의 형성 방법 | |
| US9893003B2 (en) | Package substrate and flip-chip package circuit including the same | |
| KR20160068511A (ko) | 인쇄회로기판 및 그 제조방법 | |
| KR100713912B1 (ko) | 웨이퍼 레벨 공정을 이용한 플립칩 패키지 및 그 제조방법 | |
| KR102165170B1 (ko) | 반도체 패키지 기판 제조방법 및 이를 이용하여 제조된 반도체 패키지 기판 | |
| JP5851572B1 (ja) | 配線基板の製造方法 | |
| JP5901711B2 (ja) | 配線基板の製造方法 | |
| JP2011086854A (ja) | 半導体装置 | |
| KR100959603B1 (ko) | 웨이퍼 레벨 패키지의 제조 방법 | |
| JP6114181B2 (ja) | 多数個取り配線基板の製造方法 | |
| KR101340349B1 (ko) | 패키지 기판 및 이의 제조 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20151118 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20160329 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20160408 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5918809 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |