Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP5960405B2 - Electronic device mounting board - Google Patents
[go: Go Back, main page]

JP5960405B2 - Electronic device mounting board - Google Patents

Electronic device mounting board Download PDF

Info

Publication number
JP5960405B2
JP5960405B2 JP2011232992A JP2011232992A JP5960405B2 JP 5960405 B2 JP5960405 B2 JP 5960405B2 JP 2011232992 A JP2011232992 A JP 2011232992A JP 2011232992 A JP2011232992 A JP 2011232992A JP 5960405 B2 JP5960405 B2 JP 5960405B2
Authority
JP
Japan
Prior art keywords
layer
aluminum
fine crystal
insulating substrate
brazing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2011232992A
Other languages
Japanese (ja)
Other versions
JP2013093368A (en
Inventor
南 和彦
和彦 南
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Resonac Holdings Corp
Original Assignee
Showa Denko KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Showa Denko KK filed Critical Showa Denko KK
Priority to JP2011232992A priority Critical patent/JP5960405B2/en
Publication of JP2013093368A publication Critical patent/JP2013093368A/en
Application granted granted Critical
Publication of JP5960405B2 publication Critical patent/JP5960405B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Pressure Welding/Diffusion-Bonding (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Description

本発明は、絶縁基板に電子素子を搭載するためのアルミニウム回路層がろう付けされた電子素子搭載用基板、およびその関連技術に関する。   The present invention relates to an electronic device mounting substrate in which an aluminum circuit layer for mounting an electronic device on an insulating substrate is brazed, and a related technology.

電子素子搭載用基板として、絶縁基板の一面側に金属回路層が接合したものが知られている。かかる基板において、絶縁基板は電気絶縁性が優れていることはもとより、熱伝導性が良く放熱性が優れているセラミックが用いられ、前記金属回路層は導電性が高くかつ前記絶縁基板と接合可能な金属として高純度アルミニウムが用いられ、これらはAl−Si系合金ろう材によってろう付される(特許文献1参照)。   As an electronic element mounting substrate, a substrate in which a metal circuit layer is bonded to one side of an insulating substrate is known. In such a substrate, the insulating substrate is not only excellent in electrical insulation, but also is made of ceramic having excellent heat conductivity and heat dissipation, and the metal circuit layer has high conductivity and can be joined to the insulating substrate. High-purity aluminum is used as a new metal, and these are brazed with an Al—Si alloy brazing material (see Patent Document 1).

また、前記絶縁基板の他方の面には応力緩和するための緩衝層を介してヒートシンクを積層されることもある。ヒートシンクは軽量性、強度維持、成形性、耐食性が要求されることから、Al−Mn系合金等のアルミニウム合金を用いることが一般的であり、電子素子の熱サイクルにおいて絶縁基板とヒートシンクとの間に発生する応力を緩和するために、緩衝層は高純度アルミニウムを用いるのが一般的である。前記絶縁基板と緩衝層とは、前記金属回路層の接合と同じく、Al−Si系合金ろう材によってろう付けされる。   Further, a heat sink may be laminated on the other surface of the insulating substrate via a buffer layer for relaxing stress. Since heat sinks are required to have light weight, strength maintenance, formability, and corrosion resistance, it is common to use an aluminum alloy such as an Al-Mn alloy, and between an insulating substrate and a heat sink in the thermal cycle of an electronic device. In order to relieve the stress generated in the buffer layer, high-purity aluminum is generally used for the buffer layer. The insulating substrate and the buffer layer are brazed with an Al—Si alloy brazing material in the same manner as the joining of the metal circuit layer.

特開2004−153075号公報JP 2004-153075 A

図3は、ろう付後の絶縁基板(11)とアルミニウム回路層(100)との接合界面の近傍を拡大して模式的に示した図である。図3に示すように、アルミニウム回路層(100)の表面を構成する結晶粒(101)(102)(103)(104)は必ずしも同じ高さで並んでいるのではなく不揃いの高さで並んでおり、隣接する結晶粒との間に段差が生じて絶縁基板(11)との間に隙間が生じる。結晶粒が大きくなると、前記隙間は絶縁基板(11)の表面に平行な方向の寸法が大きくなるだけでなく、前記段差(材料の積層方向の寸法)も大きくなることがわかっている。上述したように、絶縁基板(11)にろう付されるアルミニウム回路層(100)および緩衝層の材料はいずれも高純度アルミニウムであって、高純度アルミニウムは再結晶粒が粗大化する傾向があるので隣接する結晶粒との間に生じる段差も大きくなっている。つまりは、結晶粒径が大きいことにより、結晶粒径の細かいものと比較して段差による体積が多くなることとなる。このため、前記アルミニウム回路層(100)を絶縁基板(11)にろう付すると、絶縁基板(11)の表面からアルミニウム回路層(100)側に退いた結晶粒(101)(103)の部分にろう材溜まり(105)が生じて余剰ろう材が接合界面に残存することになる。また、前記絶縁基板と緩衝層との接合界面においても結晶粒の段差によって同様の余剰ろう材が残存する。接合界面に余剰ろう材が残存するとろう材の使用量が増加するので好ましくない。   FIG. 3 is an enlarged view schematically showing the vicinity of the bonding interface between the insulating substrate (11) after brazing and the aluminum circuit layer (100). As shown in FIG. 3, the crystal grains (101) (102) (103) (104) constituting the surface of the aluminum circuit layer (100) are not necessarily arranged at the same height, but are arranged at irregular heights. Therefore, a step is generated between adjacent crystal grains, and a gap is generated between the insulating substrate (11). It has been found that as the crystal grains become larger, the gap not only increases in dimension in the direction parallel to the surface of the insulating substrate (11), but also increases in the step (dimension in the material stacking direction). As described above, the aluminum circuit layer (100) and the buffer layer material brazed to the insulating substrate (11) are both high-purity aluminum, and the high-purity aluminum tends to coarsen the recrystallized grains. Therefore, the level | step difference produced between adjacent crystal grains is also large. In other words, the large crystal grain size increases the volume due to the step as compared with the fine crystal grain size. Therefore, when the aluminum circuit layer (100) is brazed to the insulating substrate (11), the crystal grains (101) (103) that have retreated from the surface of the insulating substrate (11) to the aluminum circuit layer (100) side are formed. A brazing material pool (105) is generated, and surplus brazing material remains at the joint interface. Further, the same surplus brazing material remains at the bonding interface between the insulating substrate and the buffer layer due to the level difference of the crystal grains. If surplus brazing material remains at the joint interface, the amount of brazing material used increases, which is not preferable.

また、Al−Si系合金ろう材はアルミニウム回路層や緩衝層を構成する高純度アルミニウムよりも硬質であり、接合界面に硬いろう材溜まりが生じると冷熱サイクルにおいて応力が集中しやすくなるおそれがある。このため、電子素子搭載用基板の冷熱耐久性の向上を図るためにも接合界面に余剰ろう材が残存しないこと、あるいは残存する余剰ろう材量が少ないことが好ましい。   In addition, the Al-Si alloy brazing material is harder than the high-purity aluminum constituting the aluminum circuit layer and the buffer layer, and if a brazing material pool is formed at the joining interface, stress may be easily concentrated in the thermal cycle. . For this reason, in order to improve the thermal durability of the electronic element mounting substrate, it is preferable that no surplus brazing material remains at the bonding interface or that the surplus brazing material amount remaining is small.

本発明は上述した背景技術に鑑み、絶縁基板とアルミニウムからなる回路層および緩衝層との接合界面に余剰ろう材が残存しない電子素子搭載用基板の提供を目的とする。   In view of the background art described above, an object of the present invention is to provide an electronic element mounting substrate in which surplus brazing material does not remain at a bonding interface between an insulating substrate, a circuit layer made of aluminum, and a buffer layer.

即ち、本発明は、下記[1]〜[8]に記載の構成を有する。   That is, this invention has the structure as described in following [1]-[8].

[1]絶縁基板の一方の面に電子素子を搭載するアルミニウム回路層がろう付された電子素子搭載用基板であって、
前記アルミニウム回路層は母材の絶縁基板側にアルミニウムまたはアルミニウム合金からなる微細結晶層がクラッドされたクラッド材で構成され、ろう付後の前記微細結晶層の結晶粒の平均粒径が10〜500μmとなされていることを特徴とする電子素子搭載用基板。
[1] An electronic element mounting substrate in which an aluminum circuit layer for mounting an electronic element is brazed to one surface of an insulating substrate,
The aluminum circuit layer is composed of a clad material in which a fine crystal layer made of aluminum or an aluminum alloy is clad on the insulating substrate side of the base material, and the average grain size of the fine crystal layer after brazing is 10 to 500 μm. An electronic device mounting board characterized by the above.

[2]絶縁基板の一方の面に電子素子を搭載するアルミニウム回路層がろう付され、他方の面にアルミニウム層がろう付された電子素子搭載用基板であって、
前記アルミニウム回路層およびアルミニウム層の少なくとも一方は、母材の絶縁基板側にアルミニウムまたはアルミニウム合金からなる微細結晶層がクラッドされたクラッド材で構成され、ろう付後の前記微細結晶層の結晶粒の平均粒径が10〜500μmとなされていることを特徴とする電子素子搭載用基板。
[2] An electronic element mounting substrate in which an aluminum circuit layer for mounting an electronic element is brazed on one surface of an insulating substrate and an aluminum layer is brazed on the other surface,
At least one of the aluminum circuit layer and the aluminum layer is formed of a clad material in which a fine crystal layer made of aluminum or an aluminum alloy is clad on the insulating substrate side of the base material, and the crystal grains of the fine crystal layer after brazing are formed. An electronic element mounting substrate having an average particle size of 10 to 500 μm.

[3]前記微細結晶層は純度が99〜99.9質量%のアルミニウムからなる前項1または2に記載の電子素子搭載用基板。   [3] The substrate for mounting an electronic element according to the above item 1 or 2, wherein the fine crystal layer is made of aluminum having a purity of 99 to 99.9% by mass.

[4]前記微細結晶層はFe:0.1〜0.6質量%を含み、残部がAlおよび不可避不純物からなるアルミニウム合金からなる前項1または2に記載の電子素子搭載用基板。   [4] The electronic element mounting substrate according to item 1 or 2, wherein the fine crystal layer includes Fe: 0.1 to 0.6% by mass, and the balance is made of an aluminum alloy including Al and inevitable impurities.

[5]前記微細結晶層の厚さが10〜200μmである前項1〜4のいずれかに記載の電子素子搭載用基板。   [5] The electronic device mounting substrate according to any one of [1] to [4], wherein the thickness of the fine crystal layer is 10 to 200 μm.

[6]前記クラッド材は微細結晶層上にろう材がクラッドされてなる前項1〜5のいずれかに記載の電子素子搭載用基板。   [6] The electronic element mounting substrate according to any one of [1] to [5], wherein the clad material is a brazing material clad on a fine crystal layer.

[7]前項1〜6のいずれかに記載の電子素子搭載用基板に用いるクラッド材の製造方法であって、
母材材料と微細結晶層材料とを重ねて複数パスの圧延を行う間に、330〜450℃で1〜8時間の中間焼鈍を行い、仕上げ圧延の圧下率を10〜40%とすることを特徴とするクラッド材の製造方法。
[7] A method for producing a clad material used for the electronic element mounting substrate according to any one of [1] to [6],
While performing multiple passes of rolling with the base material and the fine crystal layer material, intermediate annealing is performed at 330 to 450 ° C. for 1 to 8 hours, and the rolling reduction of finish rolling is 10 to 40%. A method for producing a clad material.

[8]前項2に記載の電子素子搭載用基板のアルミニウム層が緩衝層であり、この緩衝層にヒートシンクが接合されていることを特徴とする放熱装置。   [8] A heat dissipation device, wherein the aluminum layer of the electronic element mounting substrate described in the above item 2 is a buffer layer, and a heat sink is bonded to the buffer layer.

上記[1]に記載の電子素子搭載用基板は、絶縁基板にろう付されるアルミニウム回路層が母材の絶縁基板側の面に微細結晶層がクラッドされたクラッド材で構成され、ろう付後の微細結晶層は結晶粒の平均粒径が10〜500μmに微細化されている。このため、前記微細結晶層の表面において隣接する結晶粒との間に生じる段差が小さいので、絶縁基板との接合界面に生じるろう材溜まりも小さくなる。あるいは、ろう材溜まりが発生しなくなる。また、結晶粒の微細化によって結晶粒界面積率が高くなるので、ろう材が結晶粒界に拡散するので接合界面に残存するろう材が減少する。これらによって、接合界面に残存する余剰ろう材の量が抑えられ、あるいは余剰ろう材が残存しなくなる。また、接合界面にろう材溜まりとして残存する余剰ろう材を減らすことによって、冷熱サイクルにおけるろう材溜まりへの応力集中を防いで電子素子搭載用基板の冷熱耐久性を向上させることができる。   In the electronic device mounting substrate described in [1], the aluminum circuit layer to be brazed to the insulating substrate is composed of a clad material in which a fine crystal layer is clad on the surface of the base material on the insulating substrate side. This fine crystal layer is refined to an average grain size of 10 to 500 μm. For this reason, since the level | step difference produced between the adjacent crystal grains in the surface of the said fine crystal layer is small, the brazing material pool produced in the joining interface with an insulating substrate also becomes small. Alternatively, no brazing material accumulation occurs. Further, since the crystal grain interface area ratio is increased by the refinement of the crystal grains, the brazing material diffuses into the crystal grain boundary, so that the brazing material remaining at the joining interface is reduced. As a result, the amount of surplus brazing material remaining at the bonding interface is suppressed, or surplus brazing material does not remain. Further, by reducing the excess brazing material remaining as a brazing material reservoir at the joining interface, it is possible to prevent stress concentration in the brazing material reservoir in the thermal cycle and to improve the thermal durability of the electronic element mounting substrate.

上記[2]に記載の電子素子搭載用基板は、絶縁基板にろう付されるアルミニウム回路層およびアルミニウム層のうちの少なくとも一方は、母材の絶縁基板側の面に微細結晶層がクラッドされたクラッド材で構成され、ろう付後の微細結晶層は結晶粒の平均粒径が10〜500μmに微細化されている。このため、前記微細結晶層の表面において隣接する結晶粒との間に生じる段差が小さいので、絶縁基板との接合界面に生じるろう材溜まりも小さくなる。あるいは、ろう材溜まりが発生しなくなる。従って、クラッド材を用いた側の接合界面に残存する余剰ろう材の量が抑えられ、あるいは余剰ろう材が残存しなくなる。また、絶縁基板との接合界面にろう材溜まりとして残存する余剰ろう材を減らすことによって、冷熱サイクルにおけるろう材溜まりへの応力集中を防いで電子素子搭載用基板の冷熱耐久性を向上させることができる。   In the electronic element mounting substrate according to [2], at least one of the aluminum circuit layer and the aluminum layer brazed to the insulating substrate has a fine crystal layer clad on the surface of the base material on the insulating substrate side. The fine crystal layer made of the clad material and having been brazed is refined to have an average grain size of 10 to 500 μm. For this reason, since the level | step difference produced between the adjacent crystal grains in the surface of the said fine crystal layer is small, the brazing material pool produced in the joining interface with an insulating substrate also becomes small. Alternatively, no brazing material accumulation occurs. Therefore, the amount of surplus brazing material remaining at the joint interface on the side using the clad material is suppressed, or surplus brazing material does not remain. Also, by reducing the excess brazing material remaining as a brazing material reservoir at the bonding interface with the insulating substrate, it is possible to prevent stress concentration in the brazing material reservoir in the thermal cycle and improve the thermal durability of the electronic element mounting substrate. it can.

上記[3][4]記載の電子素子搭載用基板によれば、規定された組成の材料を用いることによってろう付後の結晶粒の平均粒径が10〜500μmとなる微細結晶層を形成できる。   According to the electronic device mounting substrate described in [3] and [4], a fine crystal layer in which the average grain size of the crystal grains after brazing is 10 to 500 μm can be formed by using a material having a prescribed composition. .

上記[5]に記載の電子素子搭載用基板によれば、クラッド材の微細結晶層が10〜200μmであるから、十分に微細結晶層による効果を得ることができる。   According to the electronic device mounting substrate described in [5] above, since the fine crystal layer of the clad material is 10 to 200 μm, the effect of the fine crystal layer can be sufficiently obtained.

上記[6]に記載の電子素子搭載用基板によれば、ろう材が微細結晶層を有するクラッド材と一体になっているので、ろう付時の仮組み作業が簡単になる。   According to the electronic element mounting substrate described in [6] above, since the brazing material is integrated with the clad material having the fine crystal layer, the temporary assembly work during brazing is simplified.

上記[7]に記載のクラッド材の製造方法によれば、規定された条件で中間焼鈍を行い、かつ規定された圧下率で仕上げ圧延を行うことにより、ろう付後に微細結晶層の平均粒径が10〜500μmとなるクラッド材を作製することができる。   According to the method for producing a clad material described in [7], the average grain size of the fine crystal layer after brazing is obtained by performing intermediate annealing under the prescribed conditions and performing finish rolling at the prescribed reduction rate. A clad material having a thickness of 10 to 500 μm can be produced.

上記[8]に記載の放熱装置によれば、絶縁基板とアルミニウム回路層との接合界面、および絶縁基板とアルミニウム層の接合界面において、クラッド材を用いた側の接合界面に残存する余剰ろう材の量が抑えられ、あるいは余剰ろう材が残存しなくなる。また、絶縁基板とアルミニウム回路層との接合界面にろう材溜まりとして残存する余剰ろう材を減らすことによって、冷熱サイクルにおけるろう材溜まりへの応力集中を防いで放熱装置の冷熱耐久性を向上させることができる。   According to the heat dissipating device described in [8] above, surplus brazing material remaining at the bonding interface on the side using the clad material at the bonding interface between the insulating substrate and the aluminum circuit layer and at the bonding interface between the insulating substrate and the aluminum layer. The amount of copper is reduced, or excess brazing material does not remain. In addition, by reducing the amount of brazing filler metal remaining at the bonding interface between the insulating substrate and the aluminum circuit layer, stress concentration on the brazing filler metal pool during the cooling / heating cycle is prevented, and the cooling durability of the heat dissipation device is improved. Can do.

本発明にかかる電子素子搭載用基板、およびこの電子素子搭載用基板を用いた放熱装置の仮組物を示す縦断面図である。It is a longitudinal cross-sectional view which shows the temporary assembly of the electronic device mounting substrate concerning this invention, and the thermal radiation apparatus using this electronic device mounting substrate. 本発明にかかる電子素子搭載用基板において、ろう付後の絶縁基板とアルミニウム回路層との接合界面およびその近傍を示す断面図である。FIG. 3 is a cross-sectional view showing the bonding interface between the insulating substrate after brazing and the aluminum circuit layer and the vicinity thereof in the electronic element mounting substrate according to the present invention. 従来の電子素子搭載用基板において、ろう付後の絶縁基板とアルミニウム回路層との接合界面およびその近傍を示す断面図である。In the conventional electronic device mounting board | substrate, it is sectional drawing which shows the joining interface of the insulation board | substrate and aluminum circuit layer after brazing, and its vicinity.

図1は本発明の電子素子搭載用基板の一実施形態と、この電子素子搭載用基板を用いて作製する放熱装置の仮組物を、構成部材が積層する方向で切断した断面で示している。   FIG. 1 shows an embodiment of an electronic element mounting substrate according to the present invention and a temporary assembly of a heat dissipation device manufactured using the electronic element mounting substrate in a cross section cut in a direction in which constituent members are stacked. .

電子素子搭載用基板(1)は、絶縁基板(11)と、この絶縁基板(11)の一方の面に重ねられた電子素子搭載用のアルミニウム回路層(12)と、他方の面に重ねられた緩衝層(13)とにより構成されている。図1の仮組物においては、前記絶縁基板(11)とアルミニウム回路層(12)との間、およびアルミニウム回路層(12)と緩衝層(13)との間にこれらを接合するためのろう材箔(14)(15)が配置されている。放熱装置(2)の仮組物は、前記電子素子搭載用基板(1)の絶縁基板(11)の緩衝層(13)側に複数の中空部を有するチューブ型のヒートシンク(16)を重ねたものであり、緩衝層(13)とヒートシンク(16)との間には接合用のろう材箔(17)が配置されている。   The electronic device mounting substrate (1) is stacked on the insulating substrate (11), the aluminum circuit layer (12) for mounting the electronic device on one surface of the insulating substrate (11), and the other surface. And a buffer layer (13). In the temporary assembly shown in FIG. 1, the brazing is performed between the insulating substrate (11) and the aluminum circuit layer (12) and between the aluminum circuit layer (12) and the buffer layer (13). Material foils (14) and (15) are arranged. The temporary assembly of the heat dissipating device (2) was obtained by stacking a tube-type heat sink (16) having a plurality of hollow portions on the buffer layer (13) side of the insulating substrate (11) of the electronic element mounting substrate (1). A brazing filler metal foil (17) for bonding is disposed between the buffer layer (13) and the heat sink (16).

前記放熱装置(2)は前記仮組物を一括してろう付加熱され、その後アルミニウム回路層(12)上に電子素子(18)が搭載されてはんだ付される。ろう付後の放熱装置(2)において、アルミニウム回路層(12)がろう付された絶縁基板(11)とヒートシンク(16)とは緩衝層(13)を介して熱的に結合され、電子素子(18)が発する熱はヒートシンク(16)に排熱される。   In the heat dissipating device (2), the temporary assembly is collectively heated by brazing, and then the electronic element (18) is mounted on the aluminum circuit layer (12) and soldered. In the heat dissipation device (2) after brazing, the insulating substrate (11) to which the aluminum circuit layer (12) is brazed and the heat sink (16) are thermally coupled via the buffer layer (13) to form an electronic device. The heat generated by (18) is exhausted to the heat sink (16).

前記電子素子搭載基板(1)において、アルミニウム回路層(12)は母材(20)の絶縁基板側の面に微細結晶層(21)がクラッドされた二層クラッド材である。また、前記緩衝層(13)は本発明におけるアルミニウム層に対応する層であるって、母材(22)の絶縁基板側の面に微細結晶層(23)がクラッドされた二層クラッド材である。図1に示した緩衝層(13)は応力吸収空間として複数の円形貫通穴を有するパンチングメタルであるが、本発明における緩衝層、即ちアルミニウム層は貫通穴の有るものに限定されない。   In the electronic element mounting substrate (1), the aluminum circuit layer (12) is a two-layer clad material in which the fine crystal layer (21) is clad on the surface of the base material (20) on the insulating substrate side. The buffer layer (13) is a layer corresponding to the aluminum layer in the present invention, and is a two-layer clad material in which the surface of the base material (22) on the insulating substrate side is clad with the fine crystal layer (23). is there. The buffer layer (13) shown in FIG. 1 is a punching metal having a plurality of circular through holes as a stress absorbing space, but the buffer layer in the present invention, that is, the aluminum layer is not limited to one having through holes.

前記アルミニウム回路層(12)の母材(20)は導電性が高くかつ電子素子とのはんだ付性の良いアルミニウムを用いることが好ましく、特に純度が99.99質量%以上の高純度アルミニウムを推奨できる。   As the base material (20) of the aluminum circuit layer (12), it is preferable to use aluminum having high conductivity and good solderability with an electronic element, and high purity aluminum having a purity of 99.99% by mass or more is particularly recommended. it can.

前記緩衝層(13)の母材もまた、熱伝導性が高いアルミニウムを用いることが好ましく、剛性の高いセラミック製の絶縁基板(11)とヒートシンク(16)との接合界面に発生する熱応力を緩和するための層であるから、軟質のアルミニウムを用いることが好ましいことから、特に純度が99.99質量%以上の高純度アルミニウムを推奨できる。   The base material of the buffer layer (13) is also preferably made of aluminum having a high thermal conductivity, and the thermal stress generated at the bonding interface between the highly rigid ceramic insulating substrate (11) and the heat sink (16) is generated. Since it is a layer for relaxing, it is preferable to use soft aluminum, and therefore high purity aluminum having a purity of 99.99% by mass or more can be recommended.

前記アルミニウム回路層(12)および緩衝層(13)の微細結晶層(21)(23)はアルミニウムまたはアルミニウム合金からなり、ろう付後に結晶粒の平均粒径が10〜500μmとなされ、高純度アルミニウムよりも微細化された組織となる。   The fine crystal layers (21) and (23) of the aluminum circuit layer (12) and the buffer layer (13) are made of aluminum or an aluminum alloy, and after brazing, the average grain size of the crystal grains is 10 to 500 μm. It becomes a more refined structure.

図2は、ろう付後の絶縁基板(11)とアルミニウム回路層(12)の微細結晶層(21)との接合界面およびその近傍を拡大して模式的に示した断面図である。図2に示すように、微細結晶層(21)の表面を構成する結晶粒(31)(32)(33)(34)(35)(36)が必ずしも同じ高さで並んではいなくても、結晶粒が微細化されていることで隣接する結晶粒との間に生じる段差(材料の積層方向の寸法)も小さくなり、絶縁基板(11)の表面からアルミニウム回路層(12)側に退いた結晶粒(32)(34)の部分に生じるろう材溜まり(37)も小さくなる。あるいは、段差が無くなってろう材溜まりが発生しなくなる。   FIG. 2 is an enlarged cross-sectional view schematically showing the bonding interface between the insulating substrate (11) after brazing and the fine crystal layer (21) of the aluminum circuit layer (12) and the vicinity thereof. As shown in FIG. 2, the crystal grains (31) (32) (33) (34) (35) (36) constituting the surface of the fine crystal layer (21) are not necessarily arranged at the same height. Since the crystal grains are miniaturized, the level difference between the adjacent crystal grains (dimensions in the material stacking direction) is also reduced, and the aluminum circuit layer (12) side is retracted from the surface of the insulating substrate (11). The brazing material reservoir (37) generated in the portions of the crystal grains (32) and (34) that have been reduced is also reduced. Or a level | step difference is lose | eliminated and a brazing material pool will not generate | occur | produce.

結晶粒が小さくなると隣接する結晶粒との間に生じる段差が小さくなる理由は、以下のとおりである。   The reason why the level difference between adjacent crystal grains becomes smaller as the crystal grains become smaller is as follows.

結晶方位の異なる結晶粒は方向によって線膨張係数が異なる。このため、結晶方位の異なる結晶粒が隣接していると、それらの結晶粒はろう付中に線膨張係数の差によって相互に回転力または変形力を受ける。さらに、ろう付中の材料に加わる荷重や摩擦力等は結晶粒を回転させる力または変形させる力となって作用する。そして、結晶粒の回転角度が同じであっても結晶粒が大きくなるほどずれは大きくなり、結晶粒が小さくなるほどずれは小さくなる。また変形力を受ける場合おいても、大きい結晶粒で変形力を受けることで粒界でのずれが大きくなり、小さい結晶粒の粒界ではずれが小さくなる。隣接する結晶粒の段差はこのようなずれによって生じるために、結晶粒が小さくなるほど段差が小さくなる。   Crystal grains having different crystal orientations have different linear expansion coefficients depending on directions. For this reason, when crystal grains having different crystal orientations are adjacent to each other, these crystal grains receive mutual rotational force or deformation force due to the difference in linear expansion coefficient during brazing. Furthermore, the load and frictional force applied to the material being brazed act as a force for rotating or deforming the crystal grains. And even if the rotation angle of the crystal grains is the same, the deviation becomes larger as the crystal grains become larger, and the deviation becomes smaller as the crystal grains become smaller. Even when receiving a deformation force, the displacement at the grain boundary increases by receiving the deformation force at a large crystal grain, and the displacement decreases at the grain boundary of a small crystal grain. Since a step between adjacent crystal grains is caused by such a shift, the step becomes smaller as the crystal grain becomes smaller.

従って、結晶粒が小さくなると、接合界面に残存する余剰ろう材の量が抑えられ、あるいは余剰ろう材が残存しなくなって、ろう材の使用量が抑えられる。また、結晶粒が細かいために結晶粒界面積率が高くなるので、結晶粒界に拡散するろう材量が増えることによっても絶縁基板(11)との接合界面に残存する余剰ろう材が減少する。図示は省略するが、前記絶縁基板(11)と緩衝層(13)の微細結晶層(23)との接合界面においても同様であり、残存する余剰ろう材の量が抑えられ、あるいは余剰ろう材が残存しなくなる。   Therefore, when the crystal grains become small, the amount of surplus brazing material remaining at the bonding interface is suppressed, or the surplus brazing material does not remain and the amount of brazing material used is suppressed. In addition, since the crystal grain interface area ratio increases because the crystal grains are fine, the amount of surplus brazing filler metal remaining at the bonding interface with the insulating substrate (11) decreases even when the amount of brazing filler metal diffused into the crystal grain boundary increases. . Although not shown in the drawings, the same applies to the bonding interface between the insulating substrate (11) and the microcrystalline layer (23) of the buffer layer (13), and the amount of the remaining brazing filler metal is suppressed, or the surplus brazing filler metal. No longer remains.

また、前記絶縁基板(11)とアルミニウム回路層(12)との接合界面、および前記絶縁基板(11)と緩衝層(13)との接合界面にろう材溜まりとして残存する余剰ろう材を減らすことは、冷熱サイクルにおいてろう材溜まりへの応力集中を防ぐ上でも好ましいことであり、電子素子搭載用基板(1)の冷熱耐久性を向上させることができる。   Further, it is possible to reduce surplus brazing material remaining as a brazing material reservoir at the bonding interface between the insulating substrate (11) and the aluminum circuit layer (12) and the bonding interface between the insulating substrate (11) and the buffer layer (13). This is also preferable for preventing stress concentration in the brazing material reservoir in the cooling cycle, and can improve the cooling durability of the electronic element mounting substrate (1).

ろう付後の前記微細結晶層(21)(23)において結晶粒の平均粒径が500μmを超えると上記効果が少なく、平均粒径が10μm未満では心材への侵食(結晶粒の溶融)が発生するため好ましくない。よって、本発明における微細結晶層(21)(23)のろう付後の結晶粒の平均粒径は10〜500μmとする。好ましい結晶粒の平均粒径は40〜450μmである。前記結晶粒の平均粒径はろう付後、即ちろう付加熱を受けることによって達成される平均粒径であるから、ろう付前の微細結晶層(21)(23)においては必ずしも平均粒径が上記範囲内であるとは限らない。本発明はろう付条件を限定するものではないが、ろう付条件として590〜620℃で5〜30分の加熱を推奨できる。   In the fine crystal layers (21) and (23) after brazing, when the average grain size exceeds 500 μm, the above effect is small, and when the average grain size is less than 10 μm, the core material is eroded (melting of crystal grains). Therefore, it is not preferable. Therefore, the average grain size of the crystal grains after brazing the fine crystal layers (21) and (23) in the present invention is 10 to 500 μm. The average grain size of preferred crystal grains is 40 to 450 μm. Since the average grain size of the crystal grains is an average grain size achieved after brazing, that is, by being subjected to brazing addition heat, the average grain size is not necessarily in the fine crystal layers (21) and (23) before brazing. It is not always within the above range. Although this invention does not limit brazing conditions, the heating for 5 to 30 minutes at 590-620 degreeC can be recommended as brazing conditions.

前記微細結晶層(21)(23)を構成する材料は、ろう付後に平均粒径10〜500μmを達成できるものであれば組成は限定されないが、結晶粒を微細化できる材料の一つとして、アルミニウム純度が99〜99.9質量%のアルミニウムを推奨できる。また、もう一つの材料として、結晶粒を微細化する効果のあるFeを0.1〜0.6質量%含有し、残部がAlおよび不可避不純物からなるアルミニウム合金を推奨できる。これらの材料において、アルミニウム純度が99質量%以上であればFe以外の不純物元素を含有することが許容される。Fe以外の不純物元素として、0.05〜0.6質量%のSi、0.4質量%以下のCu、0.3質量%以下のMnを例示できる。他の不純物元素は0.1質量%以下であれば許容される。   The material constituting the fine crystal layer (21) (23) is not limited as long as it can achieve an average particle size of 10 to 500 μm after brazing, but as one of the materials that can refine crystal grains, Aluminum having an aluminum purity of 99-99.9% by mass can be recommended. As another material, an aluminum alloy containing 0.1 to 0.6% by mass of Fe having an effect of refining crystal grains and the balance of Al and inevitable impurities can be recommended. In these materials, an impurity element other than Fe is allowed if the aluminum purity is 99% by mass or more. Examples of impurity elements other than Fe include 0.05 to 0.6 mass% Si, 0.4 mass% or less Cu, and 0.3 mass% or less Mn. Other impurity elements are permissible as long as they are 0.1% by mass or less.

上述したアルミニウムおよびアルミニウム合金は、高い導電性および熱伝導性を有し、かつ絶縁基板(11)とのろう付性が良好であるから、アルミニウム回路層(12)および緩衝層(13)一部を構成し、絶縁基板(11)にろう付される材料としての条件を満たしている。また、微細結晶層(21)(23)は強度が低く絶縁基板(11)との接合界面に発生する応力を緩和できることが好ましいが、上述したアルミニウムおよびアルミニウム合金はその条件も満たしている。   The aluminum and aluminum alloy described above have high conductivity and thermal conductivity, and have good brazing properties with the insulating substrate (11), so that the aluminum circuit layer (12) and the buffer layer (13) are partially And satisfies the conditions as a material to be brazed to the insulating substrate (11). Further, it is preferable that the microcrystalline layers (21) and (23) have low strength and can relieve stress generated at the bonding interface with the insulating substrate (11), but the above-described aluminum and aluminum alloy also satisfy the conditions.

前記微細結晶層(21)(23)の厚さは上述した効果を十分に得るために10〜200μmが好ましい。厚さが10μm未満の薄い層では微細結晶層(21)(23)がろう材に侵食され消失してしまう可能性があり、200μmを超えると厚すぎるためにクラッドが困難となり、不経済である。前記微細結晶層(21)(23)の特に好ましい厚さは30〜150μmである。   The thickness of the fine crystal layers (21) and (23) is preferably 10 to 200 μm in order to obtain the above-described effects sufficiently. In a thin layer having a thickness of less than 10 μm, the fine crystal layers (21) and (23) may be eroded by the brazing material and disappear, and if it exceeds 200 μm, it is too thick, making cladding difficult and uneconomical. . Particularly preferred thicknesses of the fine crystal layers (21) and (23) are 30 to 150 μm.

また、前記アルミニウム回路層(12)および緩衝層(13)は、微細結晶層(21)(23)上にろう材をクラッドした三層材として用いることもできる。ろう材が微細結晶層を有するクラッド材と一体になっているので、ろう付時の仮組み作業が簡単になる。   The aluminum circuit layer (12) and the buffer layer (13) can also be used as a three-layer material in which a brazing material is clad on the fine crystal layers (21) and (23). Since the brazing material is integrated with the clad material having the fine crystal layer, the temporary assembly work during brazing is simplified.

前記アルミニウム回路層(12)および緩衝層(13)を構成するクラッド材は、母材材料と微細結晶層材料とを重ねて、あるいはさらに微細結晶層材料上にろう材を重ねて、熱間圧延、冷間圧延、仕上げ圧延の複数パスの圧延を行うことにより作製する。ろう付後の微細結晶層(21)(23)の結晶粒を平均粒径が10〜500μmの範囲に微細化するには、このクラッド材の作製工程において中間焼鈍条件および仕上げ圧延の圧下率を規定することが有効である。中間焼鈍は330〜450℃で1〜8時間保持することが好ましく、特に370〜420℃で2〜6時間が好ましい。また、前記条件による中間焼鈍を行う時期は熱間圧延後もしくは仕上げ圧延前が好ましい。また、仕上げ圧延の圧下率は10〜40%が好ましく、特に15〜30%が好ましい。仕上げ圧延は単パス、複数パスのどちらで行っても良く、仕上げ圧延を複数パスで行う場合の圧下率は合計の圧下率である。   The clad material constituting the aluminum circuit layer (12) and the buffer layer (13) is hot rolled by superimposing a base material and a fine crystal layer material, or further superposing a brazing material on the fine crystal layer material. It is produced by performing multiple passes of cold rolling and finish rolling. In order to refine the crystal grains of the fine crystal layers (21) and (23) after brazing to an average grain size in the range of 10 to 500 μm, the intermediate annealing conditions and the finish rolling reduction ratio are set in this cladding material production process. It is effective to specify. The intermediate annealing is preferably held at 330 to 450 ° C. for 1 to 8 hours, particularly preferably at 370 to 420 ° C. for 2 to 6 hours. Moreover, the time for performing the intermediate annealing under the above conditions is preferably after hot rolling or before finish rolling. Further, the rolling reduction of finish rolling is preferably 10 to 40%, particularly preferably 15 to 30%. The finish rolling may be performed by either a single pass or a plurality of passes, and the reduction rate when the finish rolling is performed by a plurality of passes is the total reduction rate.

前記電子素子搭載用基板(1)および放熱装置(2)を構成する他の層の好ましい材料は以下のとおりである。   Preferred materials of the other layers constituting the electronic element mounting substrate (1) and the heat dissipation device (2) are as follows.

絶縁基板(11)を構成する材料としては、窒化アルミニウム、酸化アルミニウム、窒化ケイ素、酸化ジルコニウム、炭化ケイ素等のセラミックを例示できる。これらのセラミックは電気絶縁性が優れていることはもとより、熱伝導性が良く放熱性が優れている点で推奨できる。   Examples of the material constituting the insulating substrate (11) include ceramics such as aluminum nitride, aluminum oxide, silicon nitride, zirconium oxide, and silicon carbide. These ceramics are recommended not only because of their excellent electrical insulation, but also because they have good thermal conductivity and excellent heat dissipation.

ヒートシンク(16)を構成する金属は、軽量性、強度維持、成形性、耐食性に優れた材料を用いることが好ましく、これらの特性を有するものとしてAl−Mn系合金等のアルミニウム合金を推奨できる。ヒートシンク(16)は緩衝層(13)側の外面がフラットであれば緩衝層(13)と広い面積でろう付して高い放熱性能が得られるので、緩衝層(13)側の面以外の外部形状や内部形状は問わない。ヒートシンクの他の形状として、平板、平板の他方の面にフィンをろう付したヒートシンク、平板の他方の面にフィンを立設したヒートシンク、中空部内にフィンを設けたチューブ型ヒートシンク等を例示できる。   The metal constituting the heat sink (16) is preferably a material excellent in lightness, strength maintenance, formability, and corrosion resistance, and an aluminum alloy such as an Al—Mn alloy can be recommended as having these characteristics. If the heat sink (16) has a flat outer surface on the buffer layer (13) side, it can be brazed to a large area with the buffer layer (13) to obtain high heat dissipation performance. There is no limitation on the shape or internal shape. Other shapes of the heat sink include a flat plate, a heat sink in which fins are brazed to the other surface of the flat plate, a heat sink in which fins are erected on the other surface of the flat plate, a tube heat sink in which fins are provided in the hollow portion, and the like.

前記ろう材箔(14)(15)(17)の材料は限定されないが、上述したアルミニウム回路層(12)、絶縁基板(11)、緩衝層(13)、ヒートシンク(16)の材料の接合に好適なろう材としてAl−Si系合金、Al−Si−Mg系合金を推奨できる。また、前記アルミニウム回路層(12)および緩衝層(13)にろう材をクラッドする場合も同様である。   The material of the brazing foil (14), (15) and (17) is not limited, but for joining the materials of the aluminum circuit layer (12), insulating substrate (11), buffer layer (13) and heat sink (16) described above. As a suitable brazing material, an Al—Si based alloy and an Al—Si—Mg based alloy can be recommended. The same applies when the brazing material is clad on the aluminum circuit layer (12) and the buffer layer (13).

図1の電子素子搭載用基板(1)は絶縁基板(11)の一方の面にアルミニウム回路層(12)を積層し他方の面にアルミニウム層としての緩衝層(13)を積層したものであり、アルミニウム回路層(12)および緩衝層(13)の両方を母材(20)(22)に微細結晶層(21)(23)をクラッドしたクラッド材で構成したものであるが、アルミニウム回路層(12)および緩衝層(13)のどちらか一方のみをクラッド材で構成した電子搭載用基板も本発明に含まれる。また、前記絶縁基板(11)の他方の面にろう付するアルミニウム層はヒートシンクをろう付することを前提とした緩衝層に限定されず、ヒートシンクをアルミニウム層としてヒートシンクを直接絶縁基板にろう付する電子素子搭載用基板も本発明に含まれる。さらに、絶縁基板にアルミニウム回路層のみをろう付するものとし、他方の面にはアルミニウム層が存在しない電子素子搭載用基板も本発明に含まれる。またさらに、前記絶縁基板(11)の他方の面にろう付するアルミニウム層を回路層として利用し、絶縁基板(11)の両面に電子素子を搭載するように構成した電子素子搭載用基板も本発明に含まれる。   The electronic element mounting substrate (1) in FIG. 1 is obtained by laminating an aluminum circuit layer (12) on one surface of an insulating substrate (11) and laminating a buffer layer (13) as an aluminum layer on the other surface. The aluminum circuit layer (12) and the buffer layer (13) are both made of a clad material obtained by cladding a fine crystal layer (21) (23) on a base material (20) (22). An electronic mounting substrate in which only one of (12) and the buffer layer (13) is made of a clad material is also included in the present invention. Further, the aluminum layer brazed to the other surface of the insulating substrate (11) is not limited to the buffer layer premised on brazing the heat sink, and the heat sink is brazed directly to the insulating substrate using the heat sink as the aluminum layer. An electronic element mounting substrate is also included in the present invention. Furthermore, the present invention includes an electronic element mounting substrate in which only an aluminum circuit layer is brazed to an insulating substrate and no aluminum layer is present on the other surface. Furthermore, an electronic element mounting board configured to use an aluminum layer brazed to the other surface of the insulating substrate (11) as a circuit layer and to mount electronic elements on both surfaces of the insulating substrate (11) is also provided. Included in the invention.

図1に参照される積層構造の電子素子搭載用基板(1)を含む放熱装置(2)を、アルミニウム回路層および緩衝層の材料を変えて作製した。前記放熱装置(2)において積層した部材は、積層順に、アルミニウム回路層(12)、ろう材箔(14)、絶縁基板(11)、ろう材箔(15)、緩衝層(13)、ろう材箔(17)、ヒートシンク(16)である。   A heat radiating device (2) including an electronic element mounting substrate (1) having a laminated structure referred to in FIG. 1 was produced by changing the materials of the aluminum circuit layer and the buffer layer. The members laminated in the heat dissipation device (2) are, in the order of lamination, an aluminum circuit layer (12), a brazing material foil (14), an insulating substrate (11), a brazing material foil (15), a buffer layer (13), a brazing material. The foil (17) and the heat sink (16).

[アルミニウム回路層および緩衝層]
実施例1〜4において、アルミニウム回路層(12)および緩衝層(13)は母材(20)(22)の片面に微細結晶層(21)(23)をクラッドした二層クラッド材を使用した。前記母材(20)(22)の材料は、不可避不純物として0.003質量%のFeを含有する純度99.99質量%以上の高純度アルミニウムであり、各実施例で共通である。前記微細結晶層(21)(23)の材料は、表1に記載した濃度のFeを含み、残部がAlおよび不可避不純物からなるアルミニウム合金であり、各実施例で異なるアルミニウム合金を用いた。
[Aluminum circuit layer and buffer layer]
In Examples 1 to 4, the aluminum circuit layer (12) and the buffer layer (13) were made of a two-layer clad material in which the fine crystal layers (21) and (23) were clad on one side of the base materials (20) and (22). . The material of the base materials (20) and (22) is high-purity aluminum having a purity of 99.99% by mass or more and containing 0.003% by mass of Fe as an inevitable impurity, and is common to the examples. The material of the fine crystal layers (21) and (23) was an aluminum alloy containing Fe at the concentration shown in Table 1, with the balance being Al and inevitable impurities, and different aluminum alloys were used in each example.

アルミニウム回路層(12)用の二層クラッド材は、最終的に母材(20)の厚さが0.6mm、微細結晶層(21)の厚さが表1に記載した各厚さとなるように、厚さを調節した母材材料と微細結晶層材料を重ね、熱間圧延、冷間圧延、仕上げ圧延を施して作製した。また、緩衝層(13)用の二層クラッド材は、最終的に母材(22)の厚さが1.6mm、微細結晶層(23)の厚さが表1に記載した各厚さとなるように、厚さを調節した母材材料と微細結晶層材料を重ね、熱間圧延、冷間圧延、仕上げ圧延を施して作製した。これらのクラッド材作製工程において、実施例1、3、4は仕上げ圧延前に表1に示す条件で中間焼鈍を行い、実施例2は中間焼鈍を行わなかった。また、各実施例の仕上げ圧延は表1に示す圧下率で実施した。   In the two-layer clad material for the aluminum circuit layer (12), the thickness of the base material (20) is finally 0.6 mm and the thickness of the fine crystal layer (21) is as shown in Table 1. Further, the base material and the fine crystal layer material whose thickness was adjusted were stacked, and hot rolling, cold rolling, and finish rolling were performed. Further, in the double-layer clad material for the buffer layer (13), the thickness of the base material (22) is finally 1.6 mm, and the thickness of the fine crystal layer (23) is the thickness described in Table 1. As described above, the base material and the fine crystal layer material whose thickness was adjusted were stacked, and hot rolling, cold rolling, and finish rolling were performed. In these cladding material production steps, Examples 1, 3, and 4 were subjected to intermediate annealing under the conditions shown in Table 1 before finish rolling, and Example 2 was not subjected to intermediate annealing. Moreover, the finish rolling of each Example was implemented with the rolling reduction shown in Table 1.

作製したアルミニウム回路層(12)用の二層クラッド材は28mm×28mmに切断したものを放熱装置(2)の仮組みに使用した。また緩衝層(13)用の二層クラッド材は28mm×28mmに切断し、さらに切削加工を施して直径2mmの円形の12個の貫通穴を形成したものを放熱装置(2)の仮組みに使用した。   The produced two-layer clad material for the aluminum circuit layer (12) was cut into 28 mm × 28 mm and used for the temporary assembly of the heat dissipation device (2). In addition, the double-layer clad material for the buffer layer (13) was cut into 28 mm × 28 mm, and further subjected to cutting to form 12 circular through holes with a diameter of 2 mm as a temporary assembly of the heat dissipation device (2). used.

一方、比較例のアルミニウム回路層は前記二層クラッド材の母材(20)(22)と同一組成の高純度アルミニウムのからなる厚さ6mmの無垢の圧延板を28mm×28mmに切断したものを放熱装置の仮組みに用いた。また緩衝層は前記二層クラッド材の母材(20)(22)と同一組成の高純度アルミニウムのからなる厚さ1.6mmの無垢の圧延板を28mm×28mmに切断し、さらに切削加工を施して直径2mmの円形の12個の貫通穴を形成したものを放熱装置の仮組みに用いた。   On the other hand, the aluminum circuit layer of the comparative example was obtained by cutting a 6 mm thick solid rolled plate made of high-purity aluminum having the same composition as the base material (20) (22) of the double-layer clad material into 28 mm × 28 mm. Used for temporary assembly of heat dissipation device. The buffer layer is a 1.6 mm thick solid rolled plate made of high-purity aluminum having the same composition as the base material (20) (22) of the two-layer clad material, and is further cut into 28 mm × 28 mm. What formed 12 circular holes with a diameter of 2 mm was used for temporary assembly of the heat dissipation device.

[他の部材]
前記アルミニウム回路層および緩衝層を除く部材は各例で共通のものを用いた。
[Other parts]
The members excluding the aluminum circuit layer and the buffer layer were the same in each example.

前記絶縁基板(11)は窒化アルミニウムからなる30mm×30mm×厚さ0.6mmの平板である。前記ヒートシンク(16)はAl−1質量%Mn合金からなる扁平多穴チューブである。前記ろう材箔(14)(15)(17)は厚さ30μmのAl−10質量%Si−1質量%Mg合金箔である。   The insulating substrate (11) is a flat plate made of aluminum nitride and having a size of 30 mm × 30 mm × thickness 0.6 mm. The heat sink (16) is a flat multi-hole tube made of an Al-1 mass% Mn alloy. The brazing material foils (14), (15), and (17) are 30 μm thick Al-10 mass% Si-1 mass% Mg alloy foil.

[ろう付]
実施例1〜4および比較例の仮組物を7×10−4Paの真空中で600℃×20分で真空ろう付した。
[Brazing]
The temporary assemblies of Examples 1 to 4 and Comparative Example were vacuum brazed at 600 ° C. for 20 minutes in a vacuum of 7 × 10 −4 Pa.

ろう付した放熱装置(2)について、実施例1〜4のアルミニウム回路層(12)および緩衝層(13)の微細結晶層(21)(23)の結晶粒の平均粒径、および比較例の高純度アルミニウムからなるアルミニウム回路層および緩衝層の結晶粒の平均粒径を調べたところ、表1に示す数値であった。また、絶縁基板(11)とアルミニウム回路層(12)との接合界面、絶縁基板(11)と緩衝層(13)との接合界面における余剰ろう材(ろう材溜まり)の有無を観察するとともに、冷熱サイクルにおける耐久性を下記の方法で試験にて評価した。評価結果を表1に示す。   For the brazed heat dissipation device (2), the average grain size of the aluminum circuit layer (12) and the fine crystal layers (21) and (23) of the buffer layer (13) of Examples 1 to 4, and the comparative example When the average grain size of the crystal grains of the aluminum circuit layer and the buffer layer made of high-purity aluminum was examined, the values shown in Table 1 were obtained. In addition, while observing the presence or absence of excess brazing material (brazing material reservoir) at the bonding interface between the insulating substrate (11) and the aluminum circuit layer (12), and the bonding interface between the insulating substrate (11) and the buffer layer (13), The durability in the cooling and heating cycle was evaluated by the following method. The evaluation results are shown in Table 1.

[冷熱耐久性試験]
冷熱サイクル試験(125℃⇔−40℃)を2000サイクル行い、絶縁基板(11)(AlN)とアルミニウム回路層(12)(Al)および緩衝層(13)(Al)の接合界面の接合面積を超音波探傷機により測定し、剥離のあった部分の面積割合を測定して評価した。AlNに割れが発生もしくはAlN/Al接合界面での剥離が接合面積に対して5%以上剥離したものを△、3%以上5%未満のものを○、3%未満のものを◎とした。
[Cooling durability test]
The thermal cycle test (125 ° C.−40 ° C.) was performed 2000 cycles, and the bonding area of the bonding interface between the insulating substrate (11) (AlN), the aluminum circuit layer (12) (Al), and the buffer layer (13) (Al) was determined. Measurement was performed with an ultrasonic flaw detector, and the area ratio of the peeled portion was measured and evaluated. The case where cracks occurred in AlN or the peeling at the AlN / Al bonding interface peeled 5% or more with respect to the bonding area was Δ, the case where it was 3% or more and less than 5%, and the case where it was less than 3%.

Figure 0005960405
Figure 0005960405

表1に示したように、ろう付した放熱装置において、比較例のアルミニウム回路層および緩衝層を構成する高純度アルミニウムに比べて実施例1〜4で用いた二層クラッド材の微細結晶層の結晶粒は極めて微細である。そして、実施例1〜4では絶縁基板とアルミニウム回路層および緩衝層との接合界面に余剰ろう材は認められなかったが、比較例では余剰ろう材が認められた。また、実施例1〜4は比較例よりも冷熱サイクルにおける耐久性が向上していることも確認した。   As shown in Table 1, in the brazed heat dissipation device, the fine crystal layer of the two-layer clad material used in Examples 1 to 4 compared to the high-purity aluminum constituting the aluminum circuit layer and the buffer layer of the comparative example The crystal grains are extremely fine. And in Examples 1-4, although the excess brazing material was not recognized by the joining interface of an insulating substrate, an aluminum circuit layer, and a buffer layer, the excess brazing material was recognized in the comparative example. Moreover, Examples 1-4 confirmed that the durability in a cooling-heat cycle was improving rather than the comparative example.

本発明の電子素子搭載基板は、絶縁基板の一方の面にアルミニウム回路層がろう付され、他方の面に緩衝層を介してヒートシンクがろう付された放熱装置の製造に好適に利用できる。   The electronic element mounting substrate of the present invention can be suitably used for manufacturing a heat dissipation device in which an aluminum circuit layer is brazed to one surface of an insulating substrate and a heat sink is brazed to the other surface via a buffer layer.

1…電子素子搭載用基板
2…放熱装置
11…絶縁基板
12…アルミニウム回路層
13…緩衝層(アルミニウム層)
14、15、17…ろう材箔
18…電子素子
16…ヒートシンク
20、22…母材
21、23…微細結晶層
31、32、33、34、35、36、101、102、103、104…結晶粒
37、105…ろう材溜まり(余剰ろう材)
100…アルミニウム回路層(高純度アルミニウム)
1 ... Electronic device mounting board
2… Heat dissipation device
11… Insulating substrate
12 ... Aluminum circuit layer
13 ... Buffer layer (aluminum layer)
14, 15, 17 ... brazing foil
18 ... Electronic elements
16… heat sink
20, 22 ... Base material
21, 23 ... Fine crystal layer
31, 32, 33, 34, 35, 36, 101, 102, 103, 104 ... crystal grains
37, 105 ... Brazing material reservoir (excess brazing material)
100 ... Aluminum circuit layer (high purity aluminum)

Claims (11)

絶縁基板の一方の面に電子素子を搭載するアルミニウム回路層がろう付された電子素子搭載用基板であって、
前記アルミニウム回路層は母材と、この母材の絶縁基板側微細結晶層とのクラッド材で構成され、前記微細結晶層はFe:0.1〜0.6質量%を含み、残部がAlおよび不可避不純物からなるアルミニウム合金からなり、ろう付後の前記微細結晶層の結晶粒の平均粒径が10〜500μmとなされていることを特徴とする電子素子搭載用基板。
An electronic element mounting substrate in which an aluminum circuit layer for mounting an electronic element is brazed on one surface of an insulating substrate,
The aluminum circuit layer and the base material, the insulating substrate side of the base material is composed of a clad material with fine crystal layer, the microcrystalline layer is Fe: it includes 0.1 to 0.6 mass%, the balance being A substrate for mounting an electronic device, comprising an aluminum alloy composed of Al and inevitable impurities , wherein an average particle size of crystal grains of the fine crystal layer after brazing is 10 to 500 μm.
絶縁基板の一方の面に電子素子を搭載するアルミニウム回路層がろう付され、他方の面にアルミニウム層がろう付された電子素子搭載用基板であって、
前記アルミニウム回路層およびアルミニウム層の少なくとも一方は、母材と、この母材の絶縁基板側微細結晶層とのクラッド材で構成され、前記微細結晶層はFe:0.1〜0.6質量%を含み、残部がAlおよび不可避不純物からなるアルミニウム合金からなり、ろう付後の前記微細結晶層の結晶粒の平均粒径が10〜500μmとなされていることを特徴とする電子素子搭載用基板。
An electronic element mounting substrate in which an aluminum circuit layer for mounting an electronic element is brazed to one surface of an insulating substrate and an aluminum layer is brazed to the other surface,
Wherein at least one of aluminum circuit layer and aluminum layer, and the base material, the insulating substrate side of the base material is composed of a clad material with fine crystal layer, the microcrystalline layer is Fe: 0.1 to 0.6 mass %, And the balance is made of an aluminum alloy consisting of Al and inevitable impurities, and the average grain size of the crystal grains of the fine crystal layer after brazing is 10 to 500 μm .
前記微細結晶層の厚さが10〜200μmである請求項1または2に記載の電子素子搭載用基板。 Electronic device mounting board according to claim 1 or 2 thickness of the fine crystal layer is 10 to 200 [mu] m. 前記クラッド材は、母材と、この母材の絶縁基板側の微細結晶層と、この微細結晶層側の母材の反対側のろう材との三層クラッド材である請求項1〜のいずれかに記載の電子素子搭載用基板。 The clad material, the base material, and the base material of the insulating substrate side of the fine crystal layer of the fine crystal layer side of the base material opposite a three-layer clad material of the brazing material is as claimed in claim 1 to 3 of The electronic device mounting substrate according to any one of the above. 絶縁基板の一方の面に電子素子を搭載するアルミニウム回路層がろう付された電子素子搭載用基板のアルミニウム回路層を構成するクラッド材の製造方法であって、
母材材料と微細結晶層材料とを重ねて複数パスの圧延を行う間に、330〜450℃で1〜8時間の中間焼鈍を行い、仕上げ圧延の圧下率を10〜40%とすることを特徴とするクラッド材の製造方法。
A method for producing a clad material constituting an aluminum circuit layer of an electronic element mounting substrate in which an aluminum circuit layer for mounting an electronic element is brazed to one surface of an insulating substrate,
While performing multiple passes of rolling with the base material and the fine crystal layer material, intermediate annealing is performed at 330 to 450 ° C. for 1 to 8 hours, and the rolling reduction of finish rolling is 10 to 40%. A method for producing a clad material.
絶縁基板の一方の面に電子素子を搭載するアルミニウム回路層がろう付され、他方の面にアルミニウム層がろう付された電子素子搭載用基板の、前記アルミニウム回路層およびアルミニウム層の少なくとも一方を構成するクラッド材の製造方法であって、  Construct at least one of the aluminum circuit layer and the aluminum layer of an electronic element mounting substrate in which an aluminum circuit layer for mounting an electronic element is brazed on one surface of an insulating substrate and an aluminum layer is brazed on the other surface A method for producing a clad material,
母材材料と微細結晶層材料とを重ねて複数パスの圧延を行う間に、330〜450℃で1〜8時間の中間焼鈍を行い、仕上げ圧延の圧下率を10〜40%とすることを特徴とするクラッド材の製造方法。  While performing multiple passes of rolling with the base material and the fine crystal layer material, intermediate annealing is performed at 330 to 450 ° C. for 1 to 8 hours, and the rolling reduction of finish rolling is 10 to 40%. A method for producing a clad material.
前記微細結晶層材料は純度が99〜99.9質量%のアルミニウムからなる請求項5または6に記クラッド材の製造方法。  The method for producing a clad material according to claim 5 or 6, wherein the fine crystal layer material is made of aluminum having a purity of 99 to 99.9 mass%. 前記微細結晶層材料はFe:0.1〜0.6質量%を含み、残部がAlおよび不可避不純物からなるアルミニウム合金からなる請求項5または6に記載のクラッド材の製造方法。  The method for producing a clad material according to claim 5 or 6, wherein the fine crystal layer material includes Fe: 0.1 to 0.6 mass%, and the balance is made of an aluminum alloy including Al and inevitable impurities. 前記微細結晶層材料の仕上げ圧延後の厚さが10〜200μmである請求項5〜8のいずれかに記載のクラッド材の製造方法。  The method for producing a clad material according to any one of claims 5 to 8, wherein the thickness of the fine crystal layer material after finish rolling is 10 to 200 µm. 前記微細結晶層材料側にさらにろう材を重ねて複数パスの圧延を行う請求項5〜9のいずれかに記載のクラッド材の製造方法。  The method for manufacturing a clad material according to any one of claims 5 to 9, wherein a plurality of passes of rolling are performed by further overlapping a brazing material on the fine crystal layer material side. 請求項2に記載の電子素子搭載用基板のアルミニウム層が緩衝層であり、この緩衝層にヒートシンクが接合されていることを特徴とする放熱装置。   The heat dissipation device, wherein the aluminum layer of the electronic element mounting substrate according to claim 2 is a buffer layer, and a heat sink is bonded to the buffer layer.
JP2011232992A 2011-10-24 2011-10-24 Electronic device mounting board Active JP5960405B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2011232992A JP5960405B2 (en) 2011-10-24 2011-10-24 Electronic device mounting board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2011232992A JP5960405B2 (en) 2011-10-24 2011-10-24 Electronic device mounting board

Publications (2)

Publication Number Publication Date
JP2013093368A JP2013093368A (en) 2013-05-16
JP5960405B2 true JP5960405B2 (en) 2016-08-02

Family

ID=48616296

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011232992A Active JP5960405B2 (en) 2011-10-24 2011-10-24 Electronic device mounting board

Country Status (1)

Country Link
JP (1) JP5960405B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6156693B2 (en) * 2013-08-09 2017-07-05 日産自動車株式会社 Manufacturing method of semiconductor device
JP7067114B2 (en) * 2018-02-27 2022-05-16 三菱マテリアル株式会社 Insulated circuit board and its manufacturing method

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3926934B2 (en) * 1998-10-15 2007-06-06 株式会社神戸製鋼所 Aluminum alloy plate
JP2000144292A (en) * 1998-10-30 2000-05-26 Sumitomo Electric Ind Ltd Aluminum alloy and method for manufacturing aluminum alloy member
JP4748074B2 (en) * 2007-02-01 2011-08-17 三菱マテリアル株式会社 Power module substrate, manufacturing method thereof, power module

Also Published As

Publication number Publication date
JP2013093368A (en) 2013-05-16

Similar Documents

Publication Publication Date Title
JP6079505B2 (en) Bonded body and power module substrate
JP5705506B2 (en) Clad material for insulating substrate
US8609993B2 (en) Power module substrate, power module, and method for manufacturing power module substrate
WO2011030754A1 (en) Method for producing substrate for power module with heat sink, substrate for power module with heat sink, and power module
JP5736807B2 (en) Power module substrate with heat sink, manufacturing method of power module substrate with heat sink, and power module
WO2013147144A1 (en) Substrate for power module, substrate for power module with heat sink, power module, and method for manufacturing substrate for power module
JP5801684B2 (en) Electronic device mounting board
JP2011129880A (en) Heat sink for electronic device, and process for production thereof
WO2018180159A1 (en) Method for producing insulated circuit board with heat sink
JP5801639B2 (en) Electronic device mounting board
WO2016158046A1 (en) Method for manufacturing substrate for power module with heat sink
JP2011119652A (en) Method for producing substrate for power module with heat sink, substrate for power module with heat sink, and power module
JP5741793B2 (en) Power module substrate, power module substrate with heat sink, power module, method for manufacturing power module substrate, and method for manufacturing power module substrate with heat sink
JP5960405B2 (en) Electronic device mounting board
JP5947104B2 (en) Electronic device mounting board
JP5969235B2 (en) Aluminum clad material for heat exchanger and manufacturing method thereof
JP2011035308A (en) Radiator plate, semiconductor device, and method of manufacturing radiator plate
JP5917903B2 (en) Brazing clad material
WO2006016479A1 (en) Heat sink member and method for manufacture thereof
JP5856801B2 (en) Electronic device mounting substrate and heat dissipation device
KR102392568B1 (en) Manufacturing method of insulated circuit board with heat sink attached
JP5854758B2 (en) Electronic device mounting board
JP2011119653A (en) Method for producing substrate for power module with heat sink, substrate for power module with heat sink, and power module
JP6324008B2 (en) Manufacturing method of heat dissipation device
JP6769169B2 (en) Method for manufacturing a bonded body of a ceramic substrate and an aluminum-impregnated silicon carbide porous body

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20140723

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20150824

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20151006

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20151201

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160531

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20160623

R150 Certificate of patent or registration of utility model

Ref document number: 5960405

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: R3D02

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350