Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP6417765B2 - Laminate for wiring board, wiring board using the same, and manufacturing method thereof - Google Patents
[go: Go Back, main page]

JP6417765B2 - Laminate for wiring board, wiring board using the same, and manufacturing method thereof - Google Patents

Laminate for wiring board, wiring board using the same, and manufacturing method thereof Download PDF

Info

Publication number
JP6417765B2
JP6417765B2 JP2014150732A JP2014150732A JP6417765B2 JP 6417765 B2 JP6417765 B2 JP 6417765B2 JP 2014150732 A JP2014150732 A JP 2014150732A JP 2014150732 A JP2014150732 A JP 2014150732A JP 6417765 B2 JP6417765 B2 JP 6417765B2
Authority
JP
Japan
Prior art keywords
wiring board
interlayer connection
laminate
plating
insulating layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2014150732A
Other languages
Japanese (ja)
Other versions
JP2016025308A (en
Inventor
大樹 畑澤
大樹 畑澤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Resonac Corp
Original Assignee
Hitachi Chemical Co Ltd
Showa Denko Materials Co Ltd
Resonac Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Chemical Co Ltd, Showa Denko Materials Co Ltd, Resonac Corp filed Critical Hitachi Chemical Co Ltd
Priority to JP2014150732A priority Critical patent/JP6417765B2/en
Publication of JP2016025308A publication Critical patent/JP2016025308A/en
Application granted granted Critical
Publication of JP6417765B2 publication Critical patent/JP6417765B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Structure Of Printed Boards (AREA)

Description

本発明は、層間接続用のレーザビアを有する配線基板用の積層体、これを用いた配線基板及びその製造方法に関し、特には、レーザビアの層間接続をフィルドビアめっきで形成する配線基板用の積層体、これを用いた配線基板及びその製造方法に関する。   The present invention relates to a laminate for a wiring board having a laser via for interlayer connection, a wiring board using the same, and a method for manufacturing the same, and in particular, a laminate for a wiring board in which interlayer connection between laser vias is formed by filled via plating, The present invention relates to a wiring board using the same and a manufacturing method thereof.

近年、配線基板の高密度化、薄膜化に伴って、配線基板に用いられる絶縁層の厚みは薄くなっている。また、部品の小径化に伴い、残銅率(製品あたりの同面積率) が少なくなり、絶縁層の変形が多くなる傾向にある。   In recent years, the thickness of an insulating layer used for a wiring board has become thinner as the density and thickness of the wiring board have increased. In addition, as the diameter of parts decreases, the remaining copper ratio (same area ratio per product) decreases, and the deformation of the insulating layer tends to increase.

このような薄い絶縁層を用いた配線基板の製造方法としては、いわゆるコアレス工法を用いた配線基板の製造方法が開示されている。(特許文献1)。また、薄い絶縁層の配線基板における剛性を向上させ、反りを抑制するため、ダミーのスリットを設けて、めっきを充填する配線基板が開示されている(特許文献2)。 As a wiring board manufacturing method using such a thin insulating layer, a wiring board manufacturing method using a so-called coreless method is disclosed. (Patent Document 1). Moreover, in order to improve the rigidity in a wiring board having a thin insulating layer and suppress warping, a wiring board is disclosed in which a dummy slit is provided and the plating is filled (Patent Document 2).

特開2012−099857号公報JP 2012-099857 A 特開2007−067010号公報JP 2007-067010 A

特許文献1のコアレス工法を用いた配線基板の製造方法では、切り離し後の配線基板の収縮にばらつきがあり位置合せ精度を低下させる問題がある。また、特許文献2の配線基板では、ダミーのスリットを形成するため、格子状に囲むような、閉じた形状にスリットを形成すると、閉じた形状で囲まれた部分が基板から脱落してしまったり、ダミーのスリットの大きさや配置によっては、めっきを充填する前に変形してしまうため、スリットを形成する形状や配置に制約が大きいという問題がある。   In the method for manufacturing a wiring board using the coreless construction method of Patent Document 1, there is a problem in that the shrinkage of the wiring board after separation causes variations in alignment accuracy. In addition, in the wiring board of Patent Document 2, when a slit is formed in a closed shape that is surrounded by a lattice to form a dummy slit, a portion surrounded by the closed shape may fall off the substrate. Depending on the size and arrangement of the dummy slits, there is a problem that the shape and arrangement for forming the slits are greatly limited because the dummy slits are deformed before filling.

そこで、配置や形状の自由度が大きい剛性構造を有し、配線基板の収縮を物理的に抑えることによって、積層工程で発生する収縮による変形が少なく、高位置合わせ精度が可能となる配線基板用の積層体、これを用いた配線基板及びその製造方法を提供する。   Therefore, it has a rigid structure with a large degree of freedom in arrangement and shape, and for wiring boards that can suppress the shrinkage of the wiring board physically and reduce deformation due to the shrinkage that occurs in the lamination process, and enables high alignment accuracy And a wiring board using the same and a method for manufacturing the same.

本発明は、以下に関する。
1. 絶縁層とこの絶縁層の表裏面に配置された導体層と、前記一方の導体層から前記絶縁層を貫通して他方の導体層に到る層間接続と、を備え、前記層間接続が、層間接続穴とこの層間接続穴内に充填されためっきとを備え、不連続なドット状で線状に並べて配置される配線基板用の積層体。
2. 項1において、製品となる複数の製品領域と、この複数の製品領域のそれぞれを囲んで配置される境界領域と、前記複数の製品領域の全体を囲んで配置される外枠領域とを有し、前記層間接続が、前記複数の製品領域のそれぞれの周囲を取り囲む境界領域に配置され、平面視で格子形に配置される配線基板用の積層体。
3. 項1又は2において、前記層間接続が、不連続なドット状で多重線状に並べて配置されており、前記多重線状に並べて配置された層間接続の位置が、線状に並べられた方向とは垂直方向に隣接する層間接続同士で、線状に並べられた方向のずれを有するように配置される配線基板用の積層体。
4. 項1から3の何れか1において、前記一方の導体層から前記絶縁層を貫通して他方の導体層に到る層間接続が、非貫通孔である配線基板用の積層体。
5. 項1から4の何れか1において、レーザビアの直径が40μm〜200μmである積層体。
6. 項1から5の何れか1において、不連続なドット状で線状に並べられた方向における、レーザビアの内壁間が1〜50μmである配線基板用の積層体。
7. 項1から4の何れか1の積層体を用いて製造される配線基板。
8. 項7の配線基板の製造方法であって、絶縁層の表裏面に金属箔が配置された両面金属箔張り積層板の表面に、不連続なドット状の層間接続穴を線状に並べて形成する工程(a)と、形成した層間接続穴にめっきを充填し、前記金属箔上にめっきを形成する工程(b)と、エッチング処理により、前記金属箔及びこの金属箔上のめっきを回路加工して配線を形成する工程(c)と、を有する配線基板の製造方法。
The present invention relates to the following.
1. An insulating layer, a conductor layer disposed on the front and back surfaces of the insulating layer, and an interlayer connection extending from the one conductor layer through the insulating layer to the other conductor layer, wherein the interlayer connection is an interlayer A laminate for a wiring board, comprising a connection hole and a plating filled in the interlayer connection hole, and arranged in a line with discontinuous dots.
2. Item 1 includes a plurality of product regions that are products, a boundary region that is disposed so as to surround each of the plurality of product regions, and an outer frame region that is disposed so as to surround the plurality of product regions. A laminate for a wiring board in which the interlayer connection is arranged in a boundary region surrounding each of the plurality of product regions and arranged in a lattice shape in plan view.
3. In the item 1 or 2, the interlayer connection is arranged in multiple lines in a discontinuous dot form, and the positions of the interlayer connections arranged in the multiple line form are arranged in a line. Is a laminated body for a wiring board, which is arranged so as to have a deviation in the direction arranged in a linear manner between interlayer connections adjacent in the vertical direction.
4). Item 4. The laminated body for a wiring board according to any one of Items 1 to 3, wherein an interlayer connection from the one conductor layer through the insulating layer to the other conductor layer is a non-through hole.
5. Item 5. The laminated body according to any one of items 1 to 4, wherein the laser via has a diameter of 40 μm to 200 μm.
6). Item 6. The laminated body for a wiring board according to any one of Items 1 to 5, wherein the distance between the inner walls of the laser vias is 1 to 50 μm in the direction arranged in the form of discontinuous dots.
7). Item 5. A wiring board manufactured using the laminate according to any one of Items 1 to 4.
8). Item 8. The method for manufacturing a wiring board according to Item 7, wherein discontinuous dot-shaped interlayer connection holes are formed in a line on the surface of a double-sided metal foil-clad laminate in which metal foil is disposed on the front and back surfaces of the insulating layer. Step (a), filling the formed interlayer connection hole with plating, forming the plating on the metal foil (b), and etching process to process the metal foil and the plating on the metal foil. And a step (c) of forming a wiring.

本発明によれば、配置や形状の自由度が大きい剛性構造を有し、配線基板の収縮を物理的に抑えることによって、積層工程で発生する収縮による変形が少なく、高位置合わせ精度が可能となる配線基板用の積層体、これを用いた配線基板及びその製造方法を提供することができる。   According to the present invention, it has a rigid structure with a large degree of freedom of arrangement and shape, and by physically suppressing the shrinkage of the wiring board, there is little deformation due to shrinkage that occurs in the lamination process, and high alignment accuracy is possible. It is possible to provide a laminate for a wiring board, a wiring board using the same, and a method for manufacturing the same.

本発明の配線基板用の積層体の一実施形態の平面図である。It is a top view of one embodiment of a layered product for wiring boards of the present invention. 本発明の配線基板用の積層体及びこれを用いた配線基板の製造方法の一実施形態を表すフロー図である。工程(a)(b)は層間接続穴が線状に並べて配置された方向の断面図を、工程(c)は層間接続穴が、線状に並べて配置された方向と直角方向の断面図を示す。It is a flowchart showing one Embodiment of the manufacturing method of the laminated body for wiring boards of this invention, and this. Steps (a) and (b) are cross-sectional views in the direction in which the interlayer connection holes are arranged in a line, and step (c) is a cross-sectional view in the direction perpendicular to the direction in which the interlayer connection holes are arranged in a line. Show. 本発明の配線基板用の積層体及び配線基板の製造方法のレーザビアの配置例を示す平面図である。It is a top view which shows the example of arrangement | positioning of the laser via of the laminated body for wiring boards of this invention, and the manufacturing method of a wiring board.

(配線基板用の積層体)
本発明の配線基板の実施形態としては、図2に示すように、絶縁層6とこの絶縁層6の表裏面に配置された導体層5、13と、前記一方の導体層13から前記絶縁層6を貫通して他方の導体層5に到る層間接続7と、を備え、前記層間接続7が、層間接続穴2とこの層間接続穴2内に充填されためっき8とを備え、不連続なドット状(点状)で線状に並べて配置される配線基板用の積層体1が挙げられる。以下、配線基板用の積層体1を、単に積層体1とうことがある。
(Laminated body for wiring board)
As an embodiment of the wiring board of the present invention, as shown in FIG. 2, the insulating layer 6, conductor layers 5 and 13 disposed on the front and back surfaces of the insulating layer 6, and the one conductor layer 13 to the insulating layer. An interlayer connection 7 that passes through 6 and reaches the other conductor layer 5. The interlayer connection 7 includes an interlayer connection hole 2 and a plating 8 filled in the interlayer connection hole 2, and is discontinuous. Examples thereof include a laminate 1 for a wiring board arranged in a line in the form of dots (dots). Hereinafter, the laminate 1 for a wiring board is sometimes simply referred to as the laminate 1.

本実施の形態における絶縁層とは、積層体の異なる層の配線を絶縁するものであり、また、配線の支持体となるものである。絶縁層としては、一般的な配線基板に用いられるものを用いることができ、このようなものとして、補強基材であるガラス繊維等に樹脂組成物(樹脂ワニス)を含浸させ、半硬化のBステージ状態にしたプリプレグや、ガラス繊維等の補強基材を有しない樹脂フィルムが挙げられる。樹脂組成物としては、耐熱性、耐薬品性の良好な熱硬化性樹脂がベースとして用いられ、フェノ−ル樹脂、エポキシ樹脂、ポリイミド樹脂、不飽和ポリエステル樹脂、ポリフェニレンオキサイド樹脂、フッ素樹脂等の樹脂の1種類または2種類以上を混合して用いられる。   The insulating layer in this embodiment is to insulate wirings in different layers of the laminate, and serves as a wiring support. As an insulating layer, what is used for a general wiring board can be used. As such, a glass fiber as a reinforcing substrate is impregnated with a resin composition (resin varnish), and semi-cured B Examples thereof include a prepreg in a stage state and a resin film having no reinforcing base material such as glass fiber. As the resin composition, a thermosetting resin having good heat resistance and chemical resistance is used as a base, and resin such as phenol resin, epoxy resin, polyimide resin, unsaturated polyester resin, polyphenylene oxide resin, fluororesin, etc. 1 type or 2 types or more are mixed and used.

本実施の形態における導体層とは、エッチング等の回路加工によって、電気的な接続を形成する配線を形成するためのものであり、金属箔又は金属箔とめっき等により形成される。導体層は、例えば、金属箔を、絶縁層となるプリプレグや接着チートと重ねた後、熱プレス等により積層一体化することで、絶縁層上に設けられる。また、さらに、金属箔上にめっきを形成することで絶縁層上に設けられる。金属箔としては、銅箔、ニッケル箔、アルミニウム箔等を用いることができるが、導電性、加工性、汎用性等の点から通常は銅箔を使用する。めっきとしては、一般に配線基板の層間接続に用いられる、フィルドめっきを用いることができる。フィルドめっきとは、電解フィルドめっき液を用いて形成されるめっきであり、電解フィルドめっき液とは、一般に硫酸銅めっき浴中にめっき成長を抑制するめっき抑制剤と、めっき成長を促進するめっき促進剤とを添加したものである。   The conductor layer in this embodiment is for forming a wiring for forming an electrical connection by circuit processing such as etching, and is formed by metal foil or metal foil and plating. The conductor layer is provided on the insulating layer by, for example, stacking and integrating a metal foil with a prepreg or an adhesive cheat serving as an insulating layer and then stacking and integrating them by hot pressing or the like. Furthermore, it is provided on the insulating layer by forming a plating on the metal foil. As the metal foil, a copper foil, a nickel foil, an aluminum foil or the like can be used, but a copper foil is usually used from the viewpoints of conductivity, workability, versatility and the like. As plating, filled plating, which is generally used for interlayer connection of a wiring board, can be used. Filled plating is plating formed using an electrolytic filled plating solution. An electrolytic filled plating solution is generally a plating inhibitor that suppresses plating growth in a copper sulfate plating bath, and plating acceleration that promotes plating growth. It is what added the agent.

本実施の形態における層間接続とは、絶縁層の上下の配線同士の間に電気的な接続を形成するためのものである。例えば、レーザ加工、ドリル加工、打ち抜き加工等を用いて、一方の導体層から絶縁層を貫通して他方の導体層に到る層間接続穴を形成した後、フィルドめっきを行うことにより形成することができる。   The interlayer connection in this embodiment is for forming an electrical connection between the upper and lower wirings of the insulating layer. For example, by forming an interlayer connection hole that penetrates the insulating layer from one conductor layer to the other conductor layer by using laser processing, drilling, punching processing, etc., and then performing filling plating. Can do.

図2、図3に示すように、本実施の形態では、層間接続7が、層間接続穴2とこの層間接続穴2内に充填されためっき8とを備え、不連続なドット状で線状に並べて配置される。不連続なドット状というのは、層間接続7が、レーザ加工、ドリル加工、打ち抜き加工等を用いて形成される、円、楕円、多角形等の平面視において独立した形状を有することをいい、幅に対して長さが5倍以上あるような細長いスリットは含まない。また、線状に並べて配置されるというは、図3に示すように、不連続なドット状の層間接続7同士を線で結ぶと、全体で1本の直線又は曲線になることをいう。   As shown in FIGS. 2 and 3, in this embodiment, the interlayer connection 7 includes the interlayer connection hole 2 and the plating 8 filled in the interlayer connection hole 2, and is a discontinuous dot-like line shape. Are arranged side by side. The discontinuous dot shape means that the interlayer connection 7 has an independent shape in a plan view such as a circle, an ellipse, and a polygon formed by using laser processing, drilling, punching, etc. It does not include elongated slits that are more than 5 times longer than the width. In addition, as shown in FIG. 3, when the discontinuous dot-like interlayer connections 7 are connected by a line, the line is arranged as a single straight line or curve as a whole.

本実施の形態の配線基板用の積層体によれば、層間接続にめっきが充填されているので、積層板の剛性を確保できる。また、不連続なドット状であるので、線状に配置しても、絶縁層とその両面の導体層が、不連続なドット同士の間に存在しているため、積層体が大きく変形することがない。また、多角形、円形、格子状等の閉じた形状に配置しても、閉じた領域が積層体から脱落することがないため、配置に自由銅が大きい剛性構造(剛性を得るための構造)が得られる。したがって、配置や形状の自由度が大きい剛性構造を有し、配線基板の収縮を物理的に抑えることによって、積層工程で発生する収縮による変形が少なく、高位置合わせ精度が可能となる。   According to the laminate for a wiring board of the present embodiment, since the interlayer connection is filled with plating, the rigidity of the laminate can be ensured. Moreover, since it is a discontinuous dot shape, even if it arrange | positions linearly, since an insulating layer and the conductor layer of the both surfaces exist between discontinuous dots, a laminated body deform | transforms greatly. There is no. In addition, even if it is placed in a closed shape such as a polygon, circle, or lattice, the closed area does not fall out of the laminate, so the rigid structure with a large amount of free copper (structure for obtaining rigidity) Is obtained. Therefore, by having a rigid structure with a high degree of freedom of arrangement and shape and physically suppressing the shrinkage of the wiring board, there is little deformation due to the shrinkage that occurs in the laminating process, and high alignment accuracy is possible.

(変形例)
図1に示すように、本実施の形態の配線基板用の積層体1において、製品となる複数の製品領域3と、この複数の製品領域3のそれぞれを囲んで配置される境界領域9と、前記複数の製品領域3の全体を囲んで配置される外枠領域15とを有し、前記層間接続7が、前記複数の製品領域3のそれぞれの周囲を取り囲む境界領域9に配置され、平面視で格子形に配置されるのが好ましい。
(Modification)
As shown in FIG. 1, in the laminate 1 for a wiring board according to the present embodiment, a plurality of product regions 3 that are products, and a boundary region 9 that is disposed so as to surround each of the plurality of product regions 3, An outer frame region 15 disposed so as to surround the plurality of product regions 3, and the interlayer connection 7 is disposed in a boundary region 9 surrounding each of the plurality of product regions 3, and is viewed in plan view Are preferably arranged in a grid pattern.

製品領域とは、配線基板として製品となる領域をいう。本実施の形態では、製造工程で作業を行う際のワークサイズの中に、製品となる製品領域が複数配置される。境界領域とは、製品領域同士の間の領域をいい、複数の製品領域のそれぞれを囲んで配置される。外枠領域とは、複数の製品領域が配置された領域全体を囲む外側の領域をいい、つまりワークサイズの端部領域をいう。   The product area refers to an area that becomes a product as a wiring board. In the present embodiment, a plurality of product areas to be products are arranged in the work size when working in the manufacturing process. The boundary area refers to an area between product areas, and is arranged surrounding each of a plurality of product areas. The outer frame area refers to an outer area surrounding the entire area where a plurality of product areas are arranged, that is, an end area of the work size.

これによれば、製品領域が剛性を有する層間接続によって囲まれているので、個々の製品領域の変形が抑制され、しかも、格子状に配置されるので、積層体全体の剛性も向上する。   According to this, since the product region is surrounded by the rigid interlayer connection, the deformation of the individual product regions is suppressed, and furthermore, since the product regions are arranged in a lattice shape, the rigidity of the entire laminate is improved.

本実施の形態の配線基板用の積層体において、図3に示すように、層間接続7が、不連続なドット状で多重線状に並べて配置されており、多重線状に並べて配置された層間接続7の位置が、線状に並べて配置された方向16とは垂直方向に隣接する層間接続7同士で、線状に並べて配置された方向16のずれを有するように配置されるのが好ましい。   In the laminate for a wiring board of the present embodiment, as shown in FIG. 3, the interlayer connection 7 is arranged in discontinuous dots and arranged in multiple lines, and the layers arranged in multiple lines are arranged. It is preferable that the positions of the connections 7 be arranged so as to have a shift in the direction 16 arranged in a line between the interlayer connections 7 adjacent to each other in the direction perpendicular to the direction 16 arranged in a line.

不連続なドット状で多重線状に並べて配置されるとは、不連続なドット同士を線で結んだときの直線又は曲線が多重線になること(複数列になること)をいう。   Disposing discontinuous dots and arranging them in multiple lines means that a straight line or a curved line when discontinuous dots are connected by a line becomes a multiple line (a plurality of lines).

これによれば、層間接続が多重線状に配置されるので、剛性を有する領域がより補強される。また、隣接する層間接続同士が線状に並べられた方向にずれを有するので、層間接続のドットとドットの間の剛性の低い絶縁層が、隣接する層間接続によって補強される。したがって、個々の製品領域の変形がより抑制されるとともに、積層板全体の剛性も向上する。   According to this, since the interlayer connection is arranged in multiple lines, the region having rigidity is further reinforced. Further, since the adjacent interlayer connections have a shift in the direction in which they are linearly arranged, the insulating layer having low rigidity between the dots of the interlayer connection is reinforced by the adjacent interlayer connection. Therefore, the deformation of the individual product areas is further suppressed, and the rigidity of the entire laminate is improved.

本実施の形態の配線基板用の積層体において、一方の導体層から絶縁層を貫通して他方の導体層に到る層間接続が、非貫通孔であるのが好ましい。これによれば、層間接続が非貫通であることにより、例えば、コアレス工法において、積層板の一方が支持基板上に配置されていたとしても、積層板の一方から層間接続穴を形成し、この層間接続穴の開口からめっきを充填することができる。また、層間接続穴をレーザ加工で形成できるので、作業性がよい。   In the laminate for a wiring board of the present embodiment, the interlayer connection from one conductor layer through the insulating layer to the other conductor layer is preferably a non-through hole. According to this, since the interlayer connection is non-penetrating, for example, in the coreless method, even if one of the laminated plates is arranged on the support substrate, an interlayer connecting hole is formed from one of the laminated plates. Plating can be filled from the opening of the interlayer connection hole. Moreover, since the interlayer connection holes can be formed by laser processing, workability is good.

本実施の形態の配線基板用の積層体において、レーザビアの直径が40μm〜200μmであるのが好ましい。これによれば、電解フィルドめっき液を用いたフィルドめっきによって、層間接続穴にめっきを充填できるので、層間接続の剛性が向上する。   In the laminated body for a wiring board according to the present embodiment, the diameter of the laser via is preferably 40 μm to 200 μm. According to this, since the plating can be filled in the interlayer connection hole by the filled plating using the electrolytic filled plating solution, the rigidity of the interlayer connection is improved.

本実施の形態の配線基板用の積層体において、不連続なドット状で線状に並べられた方向における、レーザビアの内壁間(隣接するレーザビア同士の間の内壁の厚さ)が1〜50μmであるのが好ましい。これによれば、隣接するレーザビア同士が繋がらないので、格子状等の閉じた形状の場合でも、閉じた形状の内側が脱落することがないため、格子状等の閉じた形状の剛性構造を形成できる。また、内壁間が50μm以下であることにより、剛性を有するめっきが比較的近い間隔で配置されるので、全体としての剛性を確保することができる。   In the laminated body for a wiring board according to the present embodiment, the distance between the inner walls of the laser vias (the thickness of the inner wall between adjacent laser vias) is 1 to 50 μm in the direction arranged in the form of discontinuous dots. Preferably there is. According to this, since adjacent laser vias are not connected to each other, even in the case of a closed shape such as a lattice shape, the inside of the closed shape does not fall off, so a rigid structure of a closed shape such as a lattice shape is formed. it can. In addition, since the space between the inner walls is 50 μm or less, the plating having rigidity is arranged at a relatively close interval, so that the rigidity as a whole can be ensured.

(配線基板)
図2に示すように、本実施の形態の配線基板用の積層体1を用いて配線基板11を形成することができる。これによれば、製品領域3の変形が抑制されるとともに、配線基板11の材料である積層板1の剛性が向上するので、取扱い性がよく、製造工程での変形や寸法変化を抑制できる。また、例えば、コアレス工法において、支持基板と分離する前後の変形や寸法変化を抑制できる。
(Wiring board)
As shown in FIG. 2, the wiring board 11 can be formed by using the wiring board laminate 1 of the present embodiment. According to this, the deformation of the product region 3 is suppressed, and the rigidity of the laminated board 1 that is the material of the wiring board 11 is improved, so that the handleability is good and the deformation and the dimensional change in the manufacturing process can be suppressed. Further, for example, in the coreless method, deformation and dimensional change before and after separation from the support substrate can be suppressed.

本実施の形態の配線基板として、配線の上にさらに絶縁層と配線と層間接続を配置して、多層構造としてもよい。この場合は、めっきを充填した層間接続が配線基板の厚さ方向にも多重に形成されるので、より剛性を高めることができ、変形や寸法変化を抑制することができる。   The wiring board of this embodiment may have a multilayer structure in which an insulating layer, a wiring, and an interlayer connection are further arranged on the wiring. In this case, since the interlayer connection filled with plating is formed in multiple in the thickness direction of the wiring board, the rigidity can be further increased, and deformation and dimensional change can be suppressed.

(配線基板の製造方法)
本実施の形態の配線基板の製造方法としては、図2に示しすように、絶縁層6の表裏面に金属箔4、5が配置された両面金属箔張り積層板(図示しない。)の表面に、不連続なドット状の層間接続穴2を線状に並べて形成する工程(a)と、形成した層間接続穴2にめっき8を充填し、金属箔4上にめっき8を形成する工程(b)と、エッチング処理により、前記金属箔4及びこの金属箔4上のめっき8を回路加工して配線12を形成する工程(c)と、を有する配線基板11の製造方法が挙げられる。
(Method for manufacturing a wiring board)
As a method for manufacturing a wiring board according to the present embodiment, as shown in FIG. The step (a) for forming the discontinuous dot-like interlayer connection holes 2 in a line and the step of filling the formed interlayer connection holes 2 with plating 8 and forming the plating 8 on the metal foil 4 ( and b) and a step (c) of forming the wiring 12 by processing the metal foil 4 and the plating 8 on the metal foil 4 by an etching process.

これによれば、層間接続にめっきが充填されているので、配線基板の剛性を確保できる。また、不連続なドット状なので、線状に配置しても、配線基板が大きく変形しない。また、格子状等の閉じた形状に配置しても、閉じた領域が脱落することがないため、配置の自由度が大きい剛性構造が得られる。したがって、配置や形状の自由度が大きい剛性構造を有し、配線基板の収縮を物理的に抑えることによって、積層工程で発生する収縮による変形が少なく、高位置合わせ精度が可能となる。   According to this, since the interlayer connection is filled with plating, the rigidity of the wiring board can be ensured. Moreover, since it is a discontinuous dot shape, even if it arrange | positions at linear form, a wiring board does not deform | transform large. In addition, even when arranged in a closed shape such as a lattice shape, the closed region does not fall off, so that a rigid structure with a high degree of freedom in arrangement can be obtained. Therefore, by having a rigid structure with a high degree of freedom of arrangement and shape and physically suppressing the shrinkage of the wiring board, there is little deformation due to the shrinkage that occurs in the laminating process, and high alignment accuracy is possible.

以下、本発明の好適な実施例について説明するが、本発明は以下の実施例に限定されない。   EXAMPLES Hereinafter, although the suitable Example of this invention is described, this invention is not limited to a following example.

ガラスクロスに絶縁樹脂を含浸させたプリプレグを銅箔と積層一体化して形成した、板厚0.10mm、表裏の銅箔の厚さ5μm、サイズ500mm×400mmのMCL−E−679FG(日立化成株式会社製、製品名、「MCL」は登録商標。)を準備した。この基板は、いわゆるFR−4(Flame retardant−4)材である。次に、銅箔表面に粗化処理をおこなった。   MCL-E-679FG (Hitachi Chemical Co., Ltd.), a prepreg made of glass cloth impregnated with insulating resin, laminated and integrated with copper foil, with a plate thickness of 0.10 mm, front and back copper foil thickness of 5 μm, and size of 500 mm × 400 mm (Manufactured by company, product name, “MCL” is a registered trademark)). This substrate is a so-called FR-4 (Frame returnant-4) material. Next, a roughening process was performed on the copper foil surface.

次に図2の工程(a)に示すように、Cuダイレクトレーザ加工を用いて粗化面側から、深さ方向に非貫通のレーザビア2を、レーザ加工で形成する。レーザ加工には、炭酸ガスレーザ加工機であるLC−2K212/2C(日立ビアメカニクス株式会社製、商品名)を使用した。レーザビーム径は80μmを選択し、絶縁層6を、深さ30〜45μm加工するレーザ条件に設定し、レーザのショット数は3ショットで加工した。尚、ビア間ピッチを160μmとした。また、同時に製品領域(図示しない。)のレーザビア2も同加工機で同時に加工した。   Next, as shown in step (a) of FIG. 2, a laser via 2 that is non-penetrating in the depth direction is formed by laser processing from the roughened surface side using Cu direct laser processing. For the laser processing, a carbon dioxide laser processing machine LC-2K212 / 2C (manufactured by Hitachi Via Mechanics Co., Ltd., trade name) was used. The laser beam diameter was selected to be 80 μm, the insulating layer 6 was set to a laser condition for processing a depth of 30 to 45 μm, and the number of laser shots was 3 shots. The pitch between vias was 160 μm. At the same time, the laser via 2 in the product area (not shown) was simultaneously processed with the same processing machine.

次に、図2の工程(b)に示すように、レーザビア2の内壁面に導電膜(下地銅めっき)を、無電解銅めっきにより形成し、さらに、レーザビア2内にフィルドめっき8を充填した。具体的には、温度80±5℃、濃度55±10g/Lの過マンガン酸ナトリウム水溶液を用いて、貫通孔3内のデスミア処理を施した後、無電解銅めっきにて0.4〜0.8μmの厚みの導電膜(下地めっき)を形成し、次に、電解フィルドめっきVF−5(荏原ユージライト株式会社製、商品名)を使用し、積層体1の表裏面のめっき厚設定は25μmとしてレーザビア2内にめっき8を充填した。次に、図2の工程(c)に示すように、サブトラクティブ法で、積層体1の表裏面のフィルドめっき8及び銅箔4を回路加工して配線12を形成し、配線基板11を形成した。   Next, as shown in step (b) of FIG. 2, a conductive film (underlying copper plating) is formed on the inner wall surface of the laser via 2 by electroless copper plating, and further, filled plating 8 is filled in the laser via 2. . Specifically, a desmear treatment in the through-hole 3 is performed using an aqueous sodium permanganate solution having a temperature of 80 ± 5 ° C. and a concentration of 55 ± 10 g / L, and then 0.4 to 0 by electroless copper plating. .8 μm thick conductive film (underlying plating) is formed, and then electrolytic field plating VF-5 (trade name, manufactured by Ebara Eugelite Co., Ltd.) is used. The plating 8 was filled in the laser via 2 to 25 μm. Next, as shown in step (c) of FIG. 2, the wiring 12 is formed by processing the filled plating 8 and the copper foil 4 on the front and back surfaces of the laminate 1 by a subtractive method, thereby forming the wiring substrate 11. did.

(比較例)
比較例として、製品領域にのみレーザビアを加工し、境界領域にはレーザビアを加工しなかったこと以外は、実施例と同様にして配線基板11を作成した。
(Comparative example)
As a comparative example, a wiring board 11 was prepared in the same manner as in the example except that the laser via was processed only in the product region and the laser via was not processed in the boundary region.

(評価)
実施例と比較例の配線基板の変形及び収縮量を測定した結果、比較例の収縮量が10μmから80μmまでばらつきがあったが、実施例では10μmから30μmのバラつきにおさえることが可能であった。
(Evaluation)
As a result of measuring the deformation and shrinkage amount of the wiring boards of the example and the comparative example, the shrinkage amount of the comparative example varied from 10 μm to 80 μm, but in the example, it was possible to keep the variation from 10 μm to 30 μm. .

1.積層体
2.レーザビア又は層間接続穴
3.製品領域
4.(一方の)銅箔又は(一方の)金属箔
5.(他方の)銅箔又は(他方の)金属箔又は(他方の)導体層
6.絶縁層
7.フィルドビア又は層間接続
8.フィルドめっき又はめっき
9.境界領域
10.外枠領域
11.配線基板
12.配線
13.(一方の)導体層
15.外枠領域
16.線状に並べて配置された方向
1. Laminate 2. 2. Laser via or interlayer connection hole Product area4. 4. (one) copper foil or (one) metal foil 5. (other) copper foil or (other) metal foil or (other) conductor layer Insulating layer 7. Filled via or interlayer connection8. 8. Filled plating or plating Boundary region 10. Outer frame area 11. Wiring board 12. Wiring 13. (One) conductor layer 15. Outer frame region 16. Direction arranged in a line

Claims (7)

絶縁層とこの絶縁層の表裏面に配置された導体層と、前記一方の導体層から前記絶縁層を貫通して他方の導体層に到る層間接続と、を備え、
前記層間接続が、層間接続穴とこの層間接続穴内に充填されためっきとを備え、不連続なドット状で線状に並べて配置され
製品となる複数の製品領域と、この複数の製品領域のそれぞれを囲んで配置される境界領域と、前記複数の製品領域の全体を囲んで配置される外枠領域とを有し、
前記層間接続が、前記複数の製品領域のそれぞれの周囲を取り囲む境界領域に配置され、平面視で格子形に配置される配線基板用の積層体。
An insulating layer, a conductor layer disposed on the front and back surfaces of the insulating layer, and an interlayer connection from the one conductor layer through the insulating layer to the other conductor layer,
The interlayer connection includes an interlayer connection hole and a plating filled in the interlayer connection hole, and is arranged in a line with discontinuous dots ,
A plurality of product areas to be products, a boundary area arranged to surround each of the plurality of product areas, and an outer frame area arranged to surround the plurality of product areas,
A laminate for a wiring board in which the interlayer connection is arranged in a boundary region surrounding each of the plurality of product regions and arranged in a lattice shape in a plan view .
請求項において、前記層間接続が、不連続なドット状で多重線状に並べて配置されており、
前記多重線状に並べて配置された層間接続の位置が、線状に並べられた方向とは垂直方向に隣接する層間接続同士で、線状に並べられた方向のずれを有するように配置される配線基板用の積層体。
In claim 1 , the interlayer connection is arranged in a discontinuous dot shape in a multi-line shape,
The positions of the inter-layer connections arranged side by side in the multiple lines are arranged so that the inter-layer connections adjacent to each other in the direction perpendicular to the direction arranged in a line have a deviation in the direction arranged in the line. A laminate for wiring boards.
請求項1又は2において、前記一方の導体層から前記絶縁層を貫通して他方の導体層に到る層間接続が、非貫通孔である配線基板用の積層体。 According to claim 1 or 2, through the insulating layer from the conductor layer of the one interlayer connection leading to the other conductor layer, laminate wiring board is a non-through hole. 請求項1からの何れか1において、レーザビアの直径が40μm〜200μmである配線基板用の積層体。 In any one of claims 1 to 3, laminate wiring board diameter of laser via is 40Myuemu~200myuemu. 請求項1からの何れか1において、不連続なドット状で線状に並べられた方向における、レーザビアの内壁間が1〜50μmである配線基板用の積層体。 The laminate for a wiring board according to any one of claims 1 to 4 , wherein the distance between the inner walls of the laser vias in the direction arranged in the form of discontinuous dots is linear. 請求項1からの何れか1の積層体を用いて製造される配線基板。 The wiring board manufactured using the laminated body in any one of Claim 1 to 3 . 請求項の配線基板の製造方法であって、
絶縁層の表裏面に金属箔が配置された両面金属箔張り積層板の表面に、不連続なドット状の層間接続穴を線状に並べて形成する工程(a)と、形成した層間接続穴にめっきを充填し、前記金属箔上にめっきを形成する工程(b)と、エッチング処理により、前記金属箔及びこの金属箔上のめっきを回路加工して配線を形成する工程(c)と、を有し、
前記配線基板は、製品となる複数の製品領域と、この複数の製品領域のそれぞれを囲んで配置される境界領域と、前記複数の製品領域の全体を囲んで配置される外枠領域とを有し、
前記層間接続を、前記複数の製品領域のそれぞれの周囲を取り囲む境界領域に配置し、平面視で格子形に配置する配線基板の製造方法。
It is a manufacturing method of the wiring board of Claim 6 ,
In the step (a) of forming discontinuous dot-like interlayer connection holes in a line on the surface of a double-sided metal foil-clad laminate in which metal foil is disposed on the front and back surfaces of the insulating layer, and in the formed interlayer connection holes A step (b) of filling the plating and forming the plating on the metal foil; and a step (c) of forming a wiring by processing the metal foil and the plating on the metal foil by etching. Yes, and
The wiring board has a plurality of product regions that are products, a boundary region that is disposed so as to surround each of the plurality of product regions, and an outer frame region that is disposed so as to surround the plurality of product regions. And
A method of manufacturing a wiring board, wherein the interlayer connection is arranged in a boundary region surrounding each of the plurality of product regions and arranged in a lattice shape in plan view .
JP2014150732A 2014-07-24 2014-07-24 Laminate for wiring board, wiring board using the same, and manufacturing method thereof Expired - Fee Related JP6417765B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2014150732A JP6417765B2 (en) 2014-07-24 2014-07-24 Laminate for wiring board, wiring board using the same, and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2014150732A JP6417765B2 (en) 2014-07-24 2014-07-24 Laminate for wiring board, wiring board using the same, and manufacturing method thereof

Publications (2)

Publication Number Publication Date
JP2016025308A JP2016025308A (en) 2016-02-08
JP6417765B2 true JP6417765B2 (en) 2018-11-07

Family

ID=55271796

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014150732A Expired - Fee Related JP6417765B2 (en) 2014-07-24 2014-07-24 Laminate for wiring board, wiring board using the same, and manufacturing method thereof

Country Status (1)

Country Link
JP (1) JP6417765B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106358363A (en) * 2016-11-18 2017-01-25 广东小天才科技有限公司 Printed circuit board design method, printed circuit board and terminal equipment

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11177191A (en) * 1997-12-12 1999-07-02 Mitsubishi Electric Corp Printed wiring boards and multilayer printed wiring boards
JP2002324952A (en) * 2001-04-24 2002-11-08 Denso Corp Printed board
JP4225016B2 (en) * 2002-09-06 2009-02-18 株式会社村田製作所 Manufacturing method of multilayer ceramic electronic component and collective electronic component
JP6181909B2 (en) * 2012-04-04 2017-08-16 日本シイエムケイ株式会社 Method for manufacturing printed wiring board

Also Published As

Publication number Publication date
JP2016025308A (en) 2016-02-08

Similar Documents

Publication Publication Date Title
US20180042124A1 (en) Wiring board and method for manufacturing the same
KR100843368B1 (en) Manufacturing method of multilayer printed circuit board
JP2015170770A (en) Printed wiring board
US20150257268A1 (en) Printed wiring board and method for manufacturing printed wiring board
US10674615B2 (en) Method for manufacturing wiring board
JP2014086651A (en) Printed wiring board and manufacturing method for printed wiring board
KR100925189B1 (en) Thermal printed circuit board and its manufacturing method
KR20160080855A (en) Multi layer rigid-flexible printed circuit board and method of manufacturing the same
JP2015185735A (en) Multilayer wiring board and manufacturing method therefor
JP2009147263A (en) Wiring board and manufacturing method thereof
JP2009147263A5 (en)
JP2013197548A (en) Wiring board and manufacturing method of the same
JP4964322B2 (en) Heat dissipation board and method for manufacturing the same
JP6417765B2 (en) Laminate for wiring board, wiring board using the same, and manufacturing method thereof
KR102442389B1 (en) Printed circuit board and its manufacturing method
JP2020188072A (en) Wiring board and manufacturing method thereof
KR20150051440A (en) Composite metal film and method for forming circuit pattern of printed circuit board using the same
JP2016025307A (en) Wiring board manufacturing method and wiring board
JP2017069318A (en) Multilayer wiring board
JP2018195657A (en) Rigid flex multilayer printed wiring board
JP2006294666A (en) Flex rigid wiring board and manufacturing method thereof
KR20150103974A (en) Printed circuit board and method for manufacturing the same
WO2015041245A1 (en) Wiring substrate
JP5876658B2 (en) Manufacturing method of rigid flexible substrate
JP2018190765A (en) Rigid-flex multilayer printed wiring substrate

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20170626

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20180216

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20180308

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180426

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20180426

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180911

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180924

R151 Written notification of patent or utility model registration

Ref document number: 6417765

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R371 Transfer withdrawn

Free format text: JAPANESE INTERMEDIATE CODE: R371

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees