JP6539658B2 - キャリア−基材接着システム - Google Patents
キャリア−基材接着システム Download PDFInfo
- Publication number
- JP6539658B2 JP6539658B2 JP2016536327A JP2016536327A JP6539658B2 JP 6539658 B2 JP6539658 B2 JP 6539658B2 JP 2016536327 A JP2016536327 A JP 2016536327A JP 2016536327 A JP2016536327 A JP 2016536327A JP 6539658 B2 JP6539658 B2 JP 6539658B2
- Authority
- JP
- Japan
- Prior art keywords
- carrier
- binder
- membrane
- permeable carrier
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82B—NANOSTRUCTURES FORMED BY MANIPULATION OF INDIVIDUAL ATOMS, MOLECULES, OR LIMITED COLLECTIONS OF ATOMS OR MOLECULES AS DISCRETE UNITS; MANUFACTURE OR TREATMENT THEREOF
- B82B3/00—Manufacture or treatment of nanostructures by manipulation of individual atoms or molecules, or limited collections of atoms or molecules as discrete units
- B82B3/0009—Forming specific nanostructures
- B82B3/0038—Manufacturing processes for forming specific nanostructures not provided for in groups B82B3/0014 - B82B3/0033
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P10/00—Bonding of wafers, substrates or parts of devices
- H10P10/12—Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7448—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support the bond interface between the auxiliary support and the wafer comprising two or more, e.g. multilayer adhesive or adhesive and release layer
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2457/00—Electrical equipment
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2551/00—Optical elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7412—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support the auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7416—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7434—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used in a transfer process involving at least two transfer steps, i.e. including an intermediate handle substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/744—Details of chemical or physical process used for separating the auxiliary support from a device or a wafer
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Nanotechnology (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Manufacturing & Machinery (AREA)
- Micromachines (AREA)
- Adhesives Or Adhesive Processes (AREA)
- Mechanical Engineering (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Thermal Sciences (AREA)
- Laminated Bodies (AREA)
Description
三次元ナノ構造は、素子が埋設されたフォトニック結晶、三次元半導体集積電子装置、三次元半導体メモリ、組織の足場、傾斜光屈折率部品、異種単結晶格子不整合構造といった様々な用途に有用性を有する。
三次元ナノ構造を生成するためのシステム及び方法が開示される。このシステムは、気化性又は昇華性のいずれかである結合剤を使用してキャリアに結合された基材を備える。キャリアは、ガラス又はガラス状物質であることができる。いくつかの実施形態では、キャリアは透過性であることができる。例えば、キャリアは、結合剤が加熱されたとき又はそうでなければ気体に変換されたときに逃げることができる1個以上の孔を有することができる。シリコンなどの基材は、結合剤を使用してキャリアに結合される。続いて、基材は、所望の膜を形成するように処理加工される。この処理加工は、リソグラフィ手段及びエッチング又はパターンの他の手段による研削、研磨及びパターニングを含むことができる。その後、処理加工された膜を受容基材又は予め配置した膜に位置合わせする。いったん適切に位置合わせしたら、結合剤を加熱し、圧抜きし、又はそうでなければ昇華若しくは気化させ、それにより処理加工膜をキャリアから離す。このプロセスを複数回繰り返して膜の所望のスタックを構築することができる。
基材をキャリアに固定し、その後処理加工して膜を生成する。その後、この膜を受容基材又は予め付着させた他の膜の上部に積み重ねて三次元ナノ構造体を生成することができる。
11 整列マーク
12 孔
15 結合剤
20 基材
21 膜
23 膜のスタック
40 受容基材
41 整列マーク
Claims (29)
- 三次元ナノ構造を生成する方法であって、次の工程:
気化性又は昇華性結合剤を使用して、処理加工を受ける基材を透過性キャリアに取付け;
該基材を薄化し処理加工して膜を形成させ;
該キャリア及び該取付けられた膜を受容基材に位置合わせし;
該膜と該受容基材又は該受容基材上に配置された予め付着した膜とを接触させ;及び
該結合剤を固体から気体に移行させて該透過性キャリアから該膜を脱離させ、その際、該結合剤からの気体が該透過性キャリアに通る又は該透過性キャリアを介して通ること
を含む方法。 - 前記透過性キャリアがそれを貫通する孔を備える、請求項1に記載の方法。
- 前記透過性キャリアが20%を超える空隙率を有する、請求項2に記載の方法。
- 前記透過性キャリアが50%を超える空隙率を有する、請求項2に記載の方法。
- 前記透過性キャリアが1×10-2ミリダルシーよりも大きい透過度を有する、請求項1に記載の方法。
- 前記透過性キャリアが粒子を備え、該粒子は、前記結合剤からの気体が通過する該粒子間の経路を残して限定された箇所でのみ互いに接触する、請求項1に記載の方法。
- 前記処理加工がリソグラフィ及びエッチングを含み、複雑な微細構造が形成される、請求項1に記載の方法。
- 前記微細構造が電子素子、機械素子及び光素子を含む、請求項7に記載の方法。
- 前記接触工程後に前記膜をアニールして、該膜を前記受容基材又は該受容基材上に配置された予め付着した膜に取付けるのを容易にすることをさらに含む、請求項1に記載の方法。
- 前記取付け工程、薄化工程、位置合わせ工程、接触工程及び移行工程を膜のスタックが生成されるまで複数回繰り返すことをさらに含む、請求項1に記載の方法。
- 前記膜のスタックが生成された後にアニーリングすることをさらに含む、請求項10に記載の方法。
- 前記結合剤が昇華性である、請求項1に記載の方法。
- 三次元ナノ構造を生成する方法であって、次の工程:
気化性又は昇華性結合剤を使用して、処理加工を受ける基材を透過性キャリアに取付け;
該基材を薄化し処理加工して膜を形成させ;
該取付けられた膜を有する該キャリアを受容基材に位置合わせし;
該膜と該受容基材又は該受容基材上に配置された予め付着した膜とを接触させ;及び
温度を上昇させ又は局所雰囲気の圧力を低下させて該結合剤を気化させ、それによって該膜を該透過性キャリアから脱離させ、気化した結合剤を該透過性キャリアに通す又は該透過性キャリアを介して通すこと
を含む方法。 - 前記処理加工がリソグラフィ及びエッチングを含み、複雑な微細構造が形成される、請求項13に記載の方法。
- 前記微細構造が電子素子、機械素子及び光素子を含む、請求項14に記載の方法。
- 前記接触工程後に前記膜をアニールして、該膜を前記受容基材又は該受容基材上に配置された予め付着した膜に取付けるのを容易にすることをさらに含む、請求項13に記載の方法。
- 前記キャリア及び前記受容基材がそれぞれ整列マークを備え、前記位置合わせが光学的方法を使用することを含む、請求項13に記載の方法。
- 前記結合剤が気化性である、請求項1に記載の方法。
- 気化性又は昇華性結合剤によって透過性キャリアに取付けられた膜を取り外す方法であって、
該結合剤を固体から気体に移行させて該透過性キャリアから該膜を脱離させ、その際、該結合剤からの気体が該透過性キャリアに通る又は該透過性キャリアを介して通ること
を含む方法。 - 前記透過性キャリアがそれを貫通する孔を備える、請求項19に記載の方法。
- 前記透過性キャリアが20%を超える空隙率を有する、請求項20に記載の方法。
- 前記透過性キャリアが50%を超える空隙率を有する、請求項20に記載の方法。
- 前記透過性キャリアが1×10-2ミリダルシーよりも大きい透過度を有する、請求項19に記載の方法。
- 前記透過性キャリアが粒子を備え、該粒子は、前記結合剤からの気体が通過する該粒子間の経路を残して限定された箇所でのみ互いに接触する、請求項19に記載の方法。
- 前記結合剤が昇華性である、請求項19に記載の方法。
- 前記結合剤が気化性である、請求項19に記載の方法。
- 気化性又は昇華性結合剤を用いて透過性キャリアに取付けられた材料を取り外す方法であって、
温度を上昇させ又は局所雰囲気の圧力を低下させて該結合剤を気体に移行させ、それによって該材料を該透過性キャリアから脱離させ、気化した結合剤を該透過性キャリアに通す又は該透過性キャリアを介して通すこと
を含む方法。 - 前記温度を上昇させ且つ前記圧力を低下させる、請求項27に記載の方法。
- 前記材料が半導体材料である、請求項27に記載の方法。
Applications Claiming Priority (7)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201361868765P | 2013-08-22 | 2013-08-22 | |
| US61/868,765 | 2013-08-22 | ||
| US201462004549P | 2014-05-29 | 2014-05-29 | |
| US62/004,549 | 2014-05-29 | ||
| US14/459,879 US9359198B2 (en) | 2013-08-22 | 2014-08-14 | Carrier-substrate adhesive system |
| US14/459,879 | 2014-08-14 | ||
| PCT/US2014/051181 WO2015026635A1 (en) | 2013-08-22 | 2014-08-15 | Carrier-substrate adhesive system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2016531445A JP2016531445A (ja) | 2016-10-06 |
| JP6539658B2 true JP6539658B2 (ja) | 2019-07-03 |
Family
ID=52479297
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016536327A Expired - Fee Related JP6539658B2 (ja) | 2013-08-22 | 2014-08-15 | キャリア−基材接着システム |
Country Status (10)
| Country | Link |
|---|---|
| US (1) | US9359198B2 (ja) |
| EP (1) | EP3036189A4 (ja) |
| JP (1) | JP6539658B2 (ja) |
| KR (1) | KR20160051793A (ja) |
| CN (1) | CN105636900B (ja) |
| CA (1) | CA2922087A1 (ja) |
| MY (1) | MY178232A (ja) |
| PH (1) | PH12016500343B1 (ja) |
| SG (1) | SG11201601227QA (ja) |
| WO (1) | WO2015026635A1 (ja) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10046550B2 (en) | 2013-08-22 | 2018-08-14 | Massachusetts Institute Of Technology | Carrier-substrate adhesive system |
| KR20180067550A (ko) * | 2015-10-08 | 2018-06-20 | 메사추세츠 인스티튜트 오브 테크놀로지 | 담체-기질 접착 시스템 |
| WO2017066311A1 (en) * | 2015-10-12 | 2017-04-20 | Applied Materials, Inc. | Substrate carrier for active/passive bonding and de-bonding of a substrate |
Family Cites Families (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4070117A (en) * | 1972-06-12 | 1978-01-24 | Kasper Instruments, Inc. | Apparatus for the automatic alignment of two superimposed objects, e.g. a semiconductor wafer and mask |
| JPH01208842A (ja) | 1988-02-16 | 1989-08-22 | Nec Corp | 半導体集積回路装置の製造方法 |
| JPH0344067A (ja) * | 1989-07-11 | 1991-02-25 | Nec Corp | 半導体基板の積層方法 |
| US5459351A (en) | 1994-06-29 | 1995-10-17 | Honeywell Inc. | Apparatus for mounting an absolute pressure sensor |
| JPH104206A (ja) | 1996-01-29 | 1998-01-06 | Matsushita Denchi Kogyo Kk | 化合物半導体薄膜の形成法と同薄膜を用いた光電変換素子 |
| DE19754619A1 (de) | 1997-12-09 | 1999-06-24 | Mze Engineering Fuer Verfahren | Erzeugnis aus einem porösen Träger, der von einem Kunststoff durchsetzt ist |
| US6114088A (en) | 1999-01-15 | 2000-09-05 | 3M Innovative Properties Company | Thermal transfer element for forming multilayer devices |
| JP4565804B2 (ja) * | 2002-06-03 | 2010-10-20 | スリーエム イノベイティブ プロパティズ カンパニー | 被研削基材を含む積層体、その製造方法並びに積層体を用いた極薄基材の製造方法及びそのための装置 |
| US7535100B2 (en) * | 2002-07-12 | 2009-05-19 | The United States Of America As Represented By The Secretary Of The Navy | Wafer bonding of thinned electronic materials and circuits to high performance substrates |
| DE10260233B4 (de) * | 2002-12-20 | 2016-05-19 | Infineon Technologies Ag | Verfahren zum Befestigen eines Werkstücks mit einem Feststoff an einem Werkstückträger und Werkstückträger |
| PL1608717T3 (pl) | 2003-04-01 | 2010-09-30 | De Bonding Ltd | Sposób i urządzenie do spajania i oddzielania powierzchni interfejsu adhezyjnego |
| JP2005191535A (ja) * | 2003-12-01 | 2005-07-14 | Tokyo Ohka Kogyo Co Ltd | 貼り付け装置および貼り付け方法 |
| US7364983B2 (en) * | 2005-05-04 | 2008-04-29 | Avery Dennison Corporation | Method and apparatus for creating RFID devices |
| US7262444B2 (en) | 2005-08-17 | 2007-08-28 | General Electric Company | Power semiconductor packaging method and structure |
| US7829386B2 (en) | 2005-08-17 | 2010-11-09 | General Electric Company | Power semiconductor packaging method and structure |
| US7884032B2 (en) | 2005-10-28 | 2011-02-08 | Applied Materials, Inc. | Thin film deposition |
| US7993969B2 (en) | 2006-08-10 | 2011-08-09 | Infineon Technologies Ag | Method for producing a module with components stacked one above another |
| CN101465434B (zh) | 2007-12-19 | 2010-09-29 | 清华大学 | 燃料电池膜电极及其制备方法 |
| CN101425583B (zh) * | 2007-11-02 | 2011-06-08 | 清华大学 | 燃料电池膜电极及其制备方法 |
| WO2009142787A2 (en) | 2008-02-18 | 2009-11-26 | Board Of Regents, The University Of Texas System | Photovoltaic devices based on nanostructured polymer films molded from porous template |
| EP2145916B1 (en) * | 2008-07-17 | 2013-06-19 | W.L.Gore & Associates Gmbh | Substrate coating comprising a complex of an ionic fluoropolymer and surface charged nanoparticles |
| US7867876B2 (en) * | 2008-12-23 | 2011-01-11 | International Business Machines Corporation | Method of thinning a semiconductor substrate |
| JP2012129325A (ja) * | 2010-12-14 | 2012-07-05 | Sumitomo Bakelite Co Ltd | 基材の加工方法 |
| JP2014504024A (ja) * | 2011-01-17 | 2014-02-13 | エーファウ・グループ・エー・タルナー・ゲーエムベーハー | 製品基板をキャリア基板から剥離する方法 |
| US9236271B2 (en) * | 2012-04-18 | 2016-01-12 | Globalfoundries Inc. | Laser-initiated exfoliation of group III-nitride films and applications for layer transfer and patterning |
| JP6007688B2 (ja) * | 2012-09-11 | 2016-10-12 | 富士電機株式会社 | 半導体装置の製造方法 |
| US20140144593A1 (en) * | 2012-11-28 | 2014-05-29 | International Business Machiness Corporation | Wafer debonding using long-wavelength infrared radiation ablation |
-
2014
- 2014-08-14 US US14/459,879 patent/US9359198B2/en active Active
- 2014-08-15 KR KR1020167007195A patent/KR20160051793A/ko not_active Ceased
- 2014-08-15 MY MYPI2016700547A patent/MY178232A/en unknown
- 2014-08-15 EP EP14838653.5A patent/EP3036189A4/en not_active Withdrawn
- 2014-08-15 CN CN201480058147.4A patent/CN105636900B/zh not_active Expired - Fee Related
- 2014-08-15 JP JP2016536327A patent/JP6539658B2/ja not_active Expired - Fee Related
- 2014-08-15 CA CA2922087A patent/CA2922087A1/en not_active Abandoned
- 2014-08-15 SG SG11201601227QA patent/SG11201601227QA/en unknown
- 2014-08-15 WO PCT/US2014/051181 patent/WO2015026635A1/en not_active Ceased
-
2016
- 2016-02-19 PH PH12016500343A patent/PH12016500343B1/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| PH12016500343A1 (en) | 2016-05-02 |
| SG11201601227QA (en) | 2016-03-30 |
| EP3036189A1 (en) | 2016-06-29 |
| CA2922087A1 (en) | 2015-02-26 |
| MY178232A (en) | 2020-10-07 |
| CN105636900A (zh) | 2016-06-01 |
| CN105636900B (zh) | 2019-12-31 |
| KR20160051793A (ko) | 2016-05-11 |
| JP2016531445A (ja) | 2016-10-06 |
| US20150053337A1 (en) | 2015-02-26 |
| US9359198B2 (en) | 2016-06-07 |
| PH12016500343B1 (en) | 2016-05-02 |
| EP3036189A4 (en) | 2017-04-19 |
| WO2015026635A1 (en) | 2015-02-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5303957B2 (ja) | グラフェン基板及びその製造方法 | |
| US20100323164A1 (en) | Graphene wafer, method for manufacturing the graphene wafer, method for releasing a graphene layer, and method for manufacturing a graphene device | |
| KR102000302B1 (ko) | 전자, 광학, 및/또는 기계 장치 및 시스템, 그리고 이를 제조하기 위한 방법 | |
| TW201003769A (en) | Method for processing a substrate, method for manufacturing a semiconductor chip, and method for manufacturing a semiconductor chip having a resin adhesive | |
| JP6539658B2 (ja) | キャリア−基材接着システム | |
| US20110262772A1 (en) | Method for Producing Aligned Near Full Density Pure Carbon Nanotube Sheets, Ribbons, and Films From Aligned Arrays of as Grown Carbon Nanotube Carpets/Forests and Direct Transfer to Metal and Polymer Surfaces | |
| KR101563231B1 (ko) | 나노시트-무기물 적층 다공성 나노구조체 및 이의 제조 방법 | |
| JPWO2009113472A1 (ja) | グラフェンまたはグラファイト薄膜、その製造方法、薄膜構造および電子デバイス | |
| CN104134749B (zh) | 多层柔性平面内嵌迭片电极及其制备方法与在有机场单晶场效应晶体管中的应用 | |
| JP2018532850A (ja) | キャリア−基材接着システム | |
| US10046550B2 (en) | Carrier-substrate adhesive system | |
| US7811906B1 (en) | Carbon-on-insulator substrates by in-place bonding | |
| US8778112B2 (en) | Method for bonding thin film piece | |
| KR101043097B1 (ko) | 광조사를 이용한 단결정 실리콘 박막의 제조 방법 | |
| JP4830104B2 (ja) | パターン化ハニカム状多孔質体の製造方法 | |
| US8685836B2 (en) | Method for forming a silicon layer on any substrate using light irradiation | |
| CN111092150B (zh) | 有机自旋阀器件及其制备方法和应用 | |
| KR102877814B1 (ko) | 나노 구조체 전사 방법 | |
| US9698039B2 (en) | Controlled spalling utilizing vaporizable release layers | |
| CN116639647B (zh) | 一种转移纳米森林结构的方法 | |
| JP2025036872A (ja) | 複層化グラフェンの製造方法 | |
| CN104401936A (zh) | 一种在基片水平方向可控生长碳纳米管束的方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20170405 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20180227 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180306 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20180606 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180627 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20181204 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20190301 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190415 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20190514 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20190610 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6539658 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| LAPS | Cancellation because of no payment of annual fees |