JP6654770B2 - 薄膜トランジスタ基板及び表示装置 - Google Patents
薄膜トランジスタ基板及び表示装置 Download PDFInfo
- Publication number
- JP6654770B2 JP6654770B2 JP2017245726A JP2017245726A JP6654770B2 JP 6654770 B2 JP6654770 B2 JP 6654770B2 JP 2017245726 A JP2017245726 A JP 2017245726A JP 2017245726 A JP2017245726 A JP 2017245726A JP 6654770 B2 JP6654770 B2 JP 6654770B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- oxide semiconductor
- semiconductor layer
- protective film
- thin film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/674—Thin-film transistors [TFT] characterised by the active materials
- H10D30/6755—Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
- H10D30/6713—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6758—Thin-film transistors [TFT] characterised by the insulating substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/421—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
- H10D86/423—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
- H10P95/90—Thermal treatments, e.g. annealing or sintering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/122—Pixel-defining structures or layers, e.g. banks
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical & Material Sciences (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Geometry (AREA)
- Thin Film Transistor (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Liquid Crystal (AREA)
- Electroluminescent Light Sources (AREA)
Description
まず、図1に示された構造を有する第1予備試料を製造した。
前記で製造された第1予備試料を250℃で熱処理して、図1に示された構造を有する薄膜トランジスタを製造した。このように製造された薄膜トランジスタを、試料1という。
前述の第1予備試料を350℃で熱処理して、図1に示された構造を有する薄膜トランジスタを製造した。このように製造された薄膜トランジスタを、試料2という。
次に、図2に示された構造を有する第2予備試料を製造した。
前述の第2予備試料を250℃で熱処理して、図2に示された構造を有する薄膜トランジスタを製造した。このように製造された薄膜トランジスタを、試料3という。
前述の第2予備試料を350℃で熱処理して、図2に示された構造を有する薄膜トランジスタを製造した。このように製造された薄膜トランジスタを、試料4という。
試料1、2、3及び4に対して電圧及び電流特性を測定して、閾値電圧(Vth)、電荷の飽和移動度(saturation mobility)、閾値下の振れ(subthreshold swing、S.S)、オン−オフ電流比(ION/IOFF)、及びヒステリシス(hysteresis)を確認した。その結果を、図10A(試料1)、図10B(試料2)、図10C(試料3)、図10D(試料4)及び表1に示した。
試料1、2、3及び4に対してX線光電子分光試験を行い、その結果を図11A、図11B、図11C及び図11Dに示した。
第1予備試料、第2予備試料、試料1、試料2、試料3及び試料4に対してラザフォード後方散乱分光(Rutherford Backscattering Spectrometry、RBS)分析を行った。具体的には、チャネリング方法(Channelling Analysis)によって、酸化物半導体層130,230に対してラザフォード後方散乱分光(Rutherford Backscattering Spectrometry、RBS)分析を行った。図13A及び図13Bは、ラザフォード後方散乱分光(Rutherford Backscattering Spectrometry、RBS)分析グラフである。
101,201,301,401,501 薄膜トランジスタ
30 平坦化層
50 バンク層
70 有機発光素子
71 第1電極
72 有機層
73 第2電極
120,220,320,420,520 第1保護膜
130,230,330,430,530 酸化物半導体層
140,240,340,440,540 ゲート電極
150,250,350,450,550 ソース電極
160,260,360,460,560 ドレイン電極
170,270,370,470,570 第2保護膜
Claims (10)
- ベース基板と、
前記ベース基板上に配置された第1保護膜と、
前記第1保護膜上に配置された酸化物半導体層と、
前記酸化物半導体層上に配置された第2保護膜と、
前記酸化物半導体層と絶縁され、前記酸化物半導体層と少なくとも一部重なるゲート電極と、
前記酸化物半導体層と接続されたソース電極と、
前記ソース電極と離隔して前記酸化物半導体層と接続されたドレイン電極と、
を含み、
前記酸化物半導体層は、2.4at%(atomic%)〜2.6at%(atomic%)の水素含量を有し、
前記第1保護膜及び前記第2保護膜のいずれか一方は、0.7at%〜0.8at%の水素含量を有し、他方は、3.0at%〜3.1at%の水素含量を有する、
薄膜トランジスタ基板。 - 前記第1保護膜はシリコン酸化物を含む、請求項1に記載の薄膜トランジスタ基板。
- 前記第1保護膜はシリコン窒化物を含む、請求項1に記載の薄膜トランジスタ基板。
- 前記第1保護膜は、
少なくとも1つのシリコン酸化物層と、
前記少なくとも1つのシリコン酸化物層と交互に(alternately)配置された少なくとも1つのシリコン窒化物層と、
を含む、請求項1に記載の薄膜トランジスタ基板。 - 前記少なくとも1つのシリコン酸化物層のいずれか1つは前記酸化物半導体層と接触し、
前記酸化物半導体層と接触するシリコン酸化物層は100nm〜500nmの厚さを有する、請求項4に記載の薄膜トランジスタ基板。 - ベース基板上に第1保護膜を形成するステップと、
前記第1保護膜上に酸化物半導体層を形成するステップと、
前記酸化物半導体層上に第2保護膜を形成するステップと、
互いに離隔して配置され、それぞれ前記酸化物半導体層と接続されたソース電極及びドレイン電極を形成するステップと、
前記酸化物半導体層と絶縁され、前記酸化物半導体層と少なくとも一部重なるゲート電極を形成するステップと、
を含み、
前記酸化物半導体層は、2.4at%(atomic%)〜2.6at%(atomic%)の水素含量を有し、
前記第1保護膜及び前記第2保護膜のいずれか一方は、0.7at%〜0.8at%の水素含量を有し、他方は、3.0at%〜3.1at%の水素含量を有する、
薄膜トランジスタ基板の製造方法。 - 前記酸化物半導体層に水素を注入するステップをさらに含む、請求項6に記載の薄膜トランジスタ基板の製造方法。
- 前記第2保護膜を形成するステップの後、熱処理するステップをさらに含む、請求項6に記載の薄膜トランジスタ基板の製造方法。
- 基板と、
前記基板上に配置された薄膜トランジスタと、
前記薄膜トランジスタ上に配置された光量調節層と、
を含み、
前記薄膜トランジスタは、
前記基板上に配置された第1保護膜と、
前記第1保護膜上に配置された酸化物半導体層と、
前記酸化物半導体層上に配置された第2保護膜と、
前記酸化物半導体層と絶縁され、前記酸化物半導体層と少なくとも一部重なるゲート電極と、
前記酸化物半導体層と接続されたソース電極と、
前記ソース電極と離隔して前記酸化物半導体層と接続されたドレイン電極と、
を含み、
前記酸化物半導体層は、2.4at%(atomic%)〜2.6at%(atomic%)の水素含量を有し、
前記第1保護膜及び前記第2保護膜のいずれか一方は、0.7at%〜0.8at%の水素含量を有し、他方は、3.0at%〜3.1at%の水素含量を有する、
表示装置。 - 前記光量調節層は、有機発光素子又は液晶層である、請求項9に記載の表示装置。
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR10-2016-0184512 | 2016-12-30 | ||
| KR1020160184512A KR102627305B1 (ko) | 2016-12-30 | 2016-12-30 | 박막 트랜지스터 기판 및 표시 장치 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2018110226A JP2018110226A (ja) | 2018-07-12 |
| JP6654770B2 true JP6654770B2 (ja) | 2020-02-26 |
Family
ID=62711249
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2017245726A Active JP6654770B2 (ja) | 2016-12-30 | 2017-12-22 | 薄膜トランジスタ基板及び表示装置 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US10461198B2 (ja) |
| JP (1) | JP6654770B2 (ja) |
| KR (1) | KR102627305B1 (ja) |
| CN (1) | CN108269854B (ja) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20170050729A (ko) * | 2015-10-30 | 2017-05-11 | 엘지디스플레이 주식회사 | 유기 발광 표시 장치 |
| CN109993243A (zh) * | 2019-03-05 | 2019-07-09 | 浙江大学 | 一种基于透明薄膜rfid芯片的商品防伪追溯系统 |
| KR20200115061A (ko) * | 2019-03-27 | 2020-10-07 | 고려대학교 세종산학협력단 | 박막 트랜지스터 및 박막 트랜지스터의 제조방법 |
| CN112436058A (zh) * | 2020-10-29 | 2021-03-02 | 深圳技术大学 | 柔性InGaZnO薄膜晶体管及制备方法 |
| US20250294883A1 (en) * | 2022-06-30 | 2025-09-18 | Sharp Display Technology Corporation | Display device and method for manufacturing same |
| CN115835682A (zh) * | 2022-11-25 | 2023-03-21 | 合肥京东方卓印科技有限公司 | 封装材料、封装膜层、显示面板和显示装置 |
| CN119225059A (zh) * | 2023-06-30 | 2024-12-31 | 合肥京东方光电科技有限公司 | 显示基板及其制备方法、显示装置 |
| KR102924998B1 (ko) * | 2023-10-25 | 2026-02-09 | 고려대학교 산학협력단 | 3차원 인공결정립 채널층 적용 기반 멤트랜지스터 및 그 제조 방법 |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3146113B2 (ja) * | 1994-08-30 | 2001-03-12 | シャープ株式会社 | 薄膜トランジスタの製造方法および液晶表示装置 |
| JP5099740B2 (ja) * | 2005-12-19 | 2012-12-19 | 財団法人高知県産業振興センター | 薄膜トランジスタ |
| JP5110803B2 (ja) * | 2006-03-17 | 2012-12-26 | キヤノン株式会社 | 酸化物膜をチャネルに用いた電界効果型トランジスタ及びその製造方法 |
| JPWO2010047077A1 (ja) * | 2008-10-23 | 2012-03-22 | 出光興産株式会社 | 薄膜トランジスタ及びその製造方法 |
| WO2011048959A1 (en) * | 2009-10-21 | 2011-04-28 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
| WO2011145484A1 (en) * | 2010-05-21 | 2011-11-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
| KR101259000B1 (ko) | 2011-07-08 | 2013-04-29 | 단국대학교 산학협력단 | 박막의 물성을 변화시키는 방법 |
| JP5740270B2 (ja) * | 2011-09-27 | 2015-06-24 | 株式会社東芝 | 薄膜トランジスタ、その製造方法、および表示装置 |
| JP2014030332A (ja) * | 2012-06-29 | 2014-02-13 | Aisin Aw Co Ltd | 線状導体の製造方法及び回転電機の製造方法 |
| JP6134230B2 (ja) * | 2012-08-31 | 2017-05-24 | 株式会社神戸製鋼所 | 薄膜トランジスタおよび表示装置 |
| KR101980196B1 (ko) | 2012-12-10 | 2019-05-21 | 삼성전자주식회사 | 트랜지스터와 그 제조방법 및 트랜지스터를 포함하는 전자소자 |
| JP6326270B2 (ja) * | 2013-06-28 | 2018-05-16 | 株式会社神戸製鋼所 | 薄膜トランジスタおよびその製造方法 |
| KR20150054040A (ko) * | 2013-11-08 | 2015-05-20 | 삼성디스플레이 주식회사 | 박막 트랜지스터 기판 및 이를 포함하는 유기 발광 표시 장치 |
| JP2016111092A (ja) * | 2014-12-03 | 2016-06-20 | 株式会社Joled | 薄膜トランジスタ |
| US10429704B2 (en) * | 2015-03-26 | 2019-10-01 | Semiconductor Energy Laboratory Co., Ltd. | Display device, display module including the display device, and electronic device including the display device or the display module |
-
2016
- 2016-12-30 KR KR1020160184512A patent/KR102627305B1/ko active Active
-
2017
- 2017-12-12 US US15/839,611 patent/US10461198B2/en active Active
- 2017-12-21 CN CN201711401682.7A patent/CN108269854B/zh active Active
- 2017-12-22 JP JP2017245726A patent/JP6654770B2/ja active Active
Also Published As
| Publication number | Publication date |
|---|---|
| US20180190822A1 (en) | 2018-07-05 |
| US10461198B2 (en) | 2019-10-29 |
| KR102627305B1 (ko) | 2024-01-18 |
| CN108269854A (zh) | 2018-07-10 |
| CN108269854B (zh) | 2021-06-29 |
| JP2018110226A (ja) | 2018-07-12 |
| KR20180079114A (ko) | 2018-07-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6654770B2 (ja) | 薄膜トランジスタ基板及び表示装置 | |
| KR102699702B1 (ko) | 박막트랜지스터 어레이 기판 | |
| JP6768048B2 (ja) | 薄膜トランジスタ、薄膜トランジスタの製造方法及び該薄膜トランジスタを含む表示装置 | |
| KR102418493B1 (ko) | 이차원 반도체를 포함하는 박막 트랜지스터 및 이를 포함하는 표시장치 | |
| KR102543577B1 (ko) | 트랜지스터 표시판, 그 제조 방법 및 이를 포함하는 표시 장치 | |
| KR102550633B1 (ko) | 박막 트랜지스터 기판 및 그 제조방법 | |
| TW201310646A (zh) | 半導體裝置及其製造方法 | |
| KR102578422B1 (ko) | 지지층을 갖는 박막 트랜지스터, 그 제조방법 및 이를 포함하는 표시장치 | |
| CN107278331A (zh) | 薄膜晶体管及其制造方法 | |
| KR102623624B1 (ko) | 트랜지스터 표시판 및 그 제조 방법 | |
| US10396187B2 (en) | Semiconductor device | |
| KR20190060260A (ko) | 수소 차단층을 갖는 박막 트랜지스터, 그 제조방법 및 이를 포함하는 표시장치 | |
| KR20190068171A (ko) | 박막 트랜지스터, 그 제조방법 및 이를 포함하는 표시장치 | |
| KR20190053338A (ko) | 수소 차단용 도핑부를 갖는 박막 트랜지스터, 그 제조방법 및 이를 포함하는 표시장치 | |
| KR102901006B1 (ko) | 유기 발광 표시 장치 및 유기 발광 표시 장치의 제조 방법 | |
| KR102278505B1 (ko) | 박막 트랜지스터, 박막 트랜지스터를 포함하는 박막 트랜지스터 표시판 및 박막 트랜지스터의 제조 방법 | |
| KR102537352B1 (ko) | 도핑된 산화물 반도체층을 갖는 박막 트랜지스터, 그 제조방법 및 이를 포함하는 표시장치 | |
| KR102586429B1 (ko) | 수소 차단용 보호막을 갖는 박막 트랜지스터, 그 제조방법 및 이를 포함하는 표시장치 | |
| KR20150011596A (ko) | 산화물 반도체 박막 트랜지스터 및 그 제조방법 | |
| US20260113987A1 (en) | Thin-film transistor and manufacturing method therefor | |
| KR20150094828A (ko) | 박막 트랜지스터 표시판 및 이의 제조 방법 | |
| KR20170080322A (ko) | 박막트랜지스터, 그를 갖는 표시장치, 및 박막트랜지스터의 제조방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20171222 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20181213 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20190108 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20190408 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190424 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20190905 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20191205 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20191217 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20200110 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20200116 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20200110 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6654770 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |