JP7030626B2 - アルミニウム膜の形成方法 - Google Patents
アルミニウム膜の形成方法 Download PDFInfo
- Publication number
- JP7030626B2 JP7030626B2 JP2018117580A JP2018117580A JP7030626B2 JP 7030626 B2 JP7030626 B2 JP 7030626B2 JP 2018117580 A JP2018117580 A JP 2018117580A JP 2018117580 A JP2018117580 A JP 2018117580A JP 7030626 B2 JP7030626 B2 JP 7030626B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- aluminum
- sputtering
- alsi
- reflow
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/06—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
- C23C14/14—Metallic material, boron or silicon
- C23C14/16—Metallic material, boron or silicon on metallic substrates or on substrates of boron or silicon
- C23C14/165—Metallic material, boron or silicon on metallic substrates or on substrates of boron or silicon by cathodic sputtering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
- H10W20/059—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches by reflowing or applying pressure
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/22—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
- C23C14/34—Sputtering
- C23C14/3407—Cathode assembly for sputtering apparatus, e.g. Target
- C23C14/3421—Cathode assembly for sputtering apparatus, e.g. Target using heated targets
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/58—After-treatment
- C23C14/5806—Thermal treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
- H10P14/42—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a gas or vapour
- H10P14/44—Physical vapour deposition [PVD]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
- H10W20/44—Conductive materials thereof
- H10W20/4403—Conductive materials thereof based on metals, e.g. alloys, metal silicides
- H10W20/4405—Conductive materials thereof based on metals, e.g. alloys, metal silicides the principal metal being aluminium
- H10W20/4407—Aluminium alloys
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/22—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using physical deposition, e.g. vacuum deposition or sputtering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/951—Materials of bond pads
- H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
Landscapes
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Engineering & Computer Science (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Physics & Mathematics (AREA)
- Thermal Sciences (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Physical Vapour Deposition (AREA)
- Electrodes Of Semiconductors (AREA)
Description
Claims (2)
- 基板に対してアルミニウムまたはアルミニウム化合物を材料とする膜であるアルミニウム膜を形成する方法であって、
前記基板に対して前記材料をスパッタリングして0.1μm以上1μm未満の厚さを有する第1膜を形成するステップと、
前記第1膜を加熱して前記第1膜をリフローするステップと、
リフロー後の前記第1膜に対して前記材料をスパッタリングして第2膜を形成するステップと、
前記第2膜を加熱して前記第2膜をリフローするステップと、
リフロー後の前記第2膜に対して前記材料をスパッタリングして第3膜を形成するステップと、
前記第3膜を加熱して前記第3膜をリフローするステップと
を備え、
前記基板は前記材料がスパッタリングされる側において凹部の長さに対する凸部の高さの比が0.5以下である凹凸のパターンを有し、
前記凹凸のパターンはほぼ90度の傾斜を呈する、アルミニウム膜の形成方法。 - 前記アルミニウム膜は、3.0μm以上の厚さに形成される、請求項1記載のアルミニウム膜の形成方法。
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2018117580A JP7030626B2 (ja) | 2018-06-21 | 2018-06-21 | アルミニウム膜の形成方法 |
| US16/376,937 US11313031B2 (en) | 2018-06-21 | 2019-04-05 | Method for forming aluminum film |
| DE102019207802.8A DE102019207802B4 (de) | 2018-06-21 | 2019-05-28 | Verfahren zum Ausbilden eines Aluminiumfilms |
| US17/543,451 US20220090255A1 (en) | 2018-06-21 | 2021-12-06 | Method for forming aluminum film |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2018117580A JP7030626B2 (ja) | 2018-06-21 | 2018-06-21 | アルミニウム膜の形成方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2019220598A JP2019220598A (ja) | 2019-12-26 |
| JP7030626B2 true JP7030626B2 (ja) | 2022-03-07 |
Family
ID=68806028
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2018117580A Active JP7030626B2 (ja) | 2018-06-21 | 2018-06-21 | アルミニウム膜の形成方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (2) | US11313031B2 (ja) |
| JP (1) | JP7030626B2 (ja) |
| DE (1) | DE102019207802B4 (ja) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003318395A (ja) | 2002-04-19 | 2003-11-07 | Hitachi Ltd | 半導体装置の製造方法 |
| JP2005347313A (ja) | 2004-05-31 | 2005-12-15 | Denso Corp | 半導体装置の製造方法 |
| JP2014204014A (ja) | 2013-04-08 | 2014-10-27 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
Family Cites Families (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05275369A (ja) * | 1992-03-26 | 1993-10-22 | Toshiba Corp | 半導体装置の製造方法 |
| JP3382031B2 (ja) | 1993-11-16 | 2003-03-04 | 株式会社東芝 | 半導体装置の製造方法 |
| US6475903B1 (en) * | 1993-12-28 | 2002-11-05 | Intel Corporation | Copper reflow process |
| JPH07249633A (ja) * | 1994-03-14 | 1995-09-26 | Matsushita Electron Corp | 半導体装置の製造方法 |
| US6743723B2 (en) * | 1995-09-14 | 2004-06-01 | Canon Kabushiki Kaisha | Method for fabricating semiconductor device |
| JPH1041388A (ja) * | 1996-07-26 | 1998-02-13 | Hitachi Ltd | 半導体集積回路装置配線の層間接続法 |
| KR19980053692A (ko) * | 1996-12-27 | 1998-09-25 | 김영환 | 반도체 소자의 금속 배선 형성방법 |
| JPH1167908A (ja) * | 1997-08-26 | 1999-03-09 | Rohm Co Ltd | 半導体装置およびその製法 |
| JP3033564B2 (ja) * | 1997-10-02 | 2000-04-17 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
| JP3201321B2 (ja) * | 1997-11-10 | 2001-08-20 | 日本電気株式会社 | 配線用アルミニウム膜の形成方法 |
| TW411529B (en) * | 1997-12-26 | 2000-11-11 | Toshiba Corp | Semiconductor device and its manufacturing method |
| TW436366B (en) * | 1998-08-21 | 2001-05-28 | United Microelectronics Corp | Method of fabricating a plug |
| US6355558B1 (en) * | 1999-06-10 | 2002-03-12 | Texas Instruments Incorporated | Metallization structure, and associated method, to improve crystallographic texture and cavity fill for CVD aluminum/PVD aluminum alloy films |
| US6794282B2 (en) * | 2002-11-27 | 2004-09-21 | Infineon Technologies Ag | Three layer aluminum deposition process for high aspect ratio CL contacts |
| JP2008172018A (ja) * | 2007-01-11 | 2008-07-24 | Elpida Memory Inc | 半導体装置及びその製造方法 |
| JP2010165989A (ja) * | 2009-01-19 | 2010-07-29 | Elpida Memory Inc | 半導体装置の製造方法 |
| JP2016119393A (ja) * | 2014-12-22 | 2016-06-30 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
-
2018
- 2018-06-21 JP JP2018117580A patent/JP7030626B2/ja active Active
-
2019
- 2019-04-05 US US16/376,937 patent/US11313031B2/en active Active
- 2019-05-28 DE DE102019207802.8A patent/DE102019207802B4/de active Active
-
2021
- 2021-12-06 US US17/543,451 patent/US20220090255A1/en not_active Abandoned
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003318395A (ja) | 2002-04-19 | 2003-11-07 | Hitachi Ltd | 半導体装置の製造方法 |
| JP2005347313A (ja) | 2004-05-31 | 2005-12-15 | Denso Corp | 半導体装置の製造方法 |
| JP2014204014A (ja) | 2013-04-08 | 2014-10-27 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| US11313031B2 (en) | 2022-04-26 |
| DE102019207802A1 (de) | 2019-12-24 |
| US20190390319A1 (en) | 2019-12-26 |
| US20220090255A1 (en) | 2022-03-24 |
| JP2019220598A (ja) | 2019-12-26 |
| DE102019207802B4 (de) | 2024-07-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI739374B (zh) | 混合晶圓鍵合方法及其結構 | |
| US10490638B2 (en) | Semiconductor device and method of manufacturing the same | |
| JP4987823B2 (ja) | 半導体装置 | |
| WO2011114989A1 (ja) | 薄膜の形成方法 | |
| TW201923975A (zh) | 半導體結構的形成方法 | |
| JP7215800B2 (ja) | 半導体装置の製造方法および半導体装置 | |
| KR102267462B1 (ko) | 소자 서브마운트 및 이의 제조 방법 | |
| JP7030626B2 (ja) | アルミニウム膜の形成方法 | |
| US20220336308A1 (en) | Relating to passivation layers | |
| KR101995933B1 (ko) | 반도체장치와 그 제조방법 | |
| US11894432B2 (en) | Back side contact structure for a semiconductor device and corresponding manufacturing process | |
| JP2007251135A (ja) | 半導体装置およびその製造方法 | |
| JP2015525040A5 (ja) | ||
| JP2019125758A (ja) | 半導体装置の製造方法 | |
| US6121132A (en) | Method for reducing stress on collimator titanium nitride layer | |
| CN103094188B (zh) | 一种制作芯片上熔丝窗口的方法及熔丝窗口 | |
| JP2009059904A (ja) | サブマウントおよびそれを備えた半導体装置 | |
| TWI913684B (zh) | 半導體元件及其製造方法 | |
| CN114496764B (zh) | 一种半导体器件及其制备方法 | |
| WO2020208995A1 (ja) | 半導体装置 | |
| KR100641475B1 (ko) | 알루미늄 금속 배선 형성 방법 | |
| TW202538828A (zh) | 半導體元件及其製造方法 | |
| TWI779088B (zh) | 半導體裝置 | |
| JPWO2023058377A5 (ja) | ||
| CN121001563A (zh) | 半导体元件及其制作方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20200706 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20210413 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20210415 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20210416 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20210708 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20210810 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20211001 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20220125 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20220222 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7030626 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |