JP7201851B2 - 先進的なパッケージアプリケーションのための再配線層形成の方法 - Google Patents
先進的なパッケージアプリケーションのための再配線層形成の方法 Download PDFInfo
- Publication number
- JP7201851B2 JP7201851B2 JP2022018155A JP2022018155A JP7201851B2 JP 7201851 B2 JP7201851 B2 JP 7201851B2 JP 2022018155 A JP2022018155 A JP 2022018155A JP 2022018155 A JP2022018155 A JP 2022018155A JP 7201851 B2 JP7201851 B2 JP 7201851B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- polymer layer
- polymer
- forming
- imprinting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/01—Manufacture or treatment
- H10W74/014—Manufacture or treatment using batch processing
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/0002—Lithographic processes using patterning methods other than those involving the exposure to radiation, e.g. by stamping
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/28—Dry etching; Plasma etching; Reactive-ion etching of insulating materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
- H10P76/20—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials
- H10P76/204—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials of organic photoresist masks
- H10P76/2041—Photolithographic processes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/04—Manufacture or treatment of leadframes
- H10W70/041—Connecting or disconnecting interconnections to or from leadframes, e.g. connecting bond wires or bumps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/611—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
- H10W70/614—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together the multiple chips being integrally enclosed
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/0198—Manufacture or treatment batch processes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/01—Manufacture or treatment
- H10W74/019—Manufacture or treatment using temporary auxiliary substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
- H10W74/121—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by multiple encapsulations, e.g. by a thin protective coating and a thick encapsulation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
- H10P14/6326—Deposition processes
- H10P14/6328—Deposition from the gas or vapour phase
- H10P14/6334—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H10P14/6338—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition the reactions being activated by other means than plasma or thermal, e.g. photo-CVD
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/68—Organic materials, e.g. photoresists
- H10P14/683—Organic materials, e.g. photoresists carbon-based polymeric organic materials, e.g. polyimides, poly cyclobutene or PVC
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W42/00—Arrangements for protection of devices
- H10W42/60—Arrangements for protection of devices protecting against electrostatic charges or discharges, e.g. Faraday shields
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/241—Dispositions, e.g. layouts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/941—Dispositions of bond pads
- H10W72/9413—Dispositions of bond pads on encapsulations
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Laminated Bodies (AREA)
- Auxiliary Devices For And Details Of Packaging Control (AREA)
Description
Claims (13)
- 再配線層を形成するための方法であって、
基板の表面上にポリマー前駆体を堆積することであって、前記基板は、
再構成基板を形成するために成形化合物内に配置された複数のデバイス、
前記再構成基板上に配置された第1のポリマー層であって、前記デバイスの各々の対応する複数の接触パッドを露出させるように、前記第1のポリマー層を貫通して形成された複数の開口部を有する第1のポリマー層、及び
前記複数の開口部内にそれぞれ配置された複数の銅ピラーであって、前記銅ピラーの各々の高さ対幅の比が2:1を超え、前記銅ピラーの各々の少なくとも一部分が、前記第1のポリマー層の表面より上方まで延在する複数の銅ピラー
を含むものである、堆積することと、
第2のポリマー層を形成するために、前記ポリマー前駆体を加熱することと、
インプリントスタンプを、前記第2のポリマー層のガラス転移温度より高い温度まで加熱することと、
前記第2のポリマー層内に複数の開口部を形成するために、加熱された前記インプリントスタンプを用いて、前記第2のポリマー層内にパターンをインプリントすることと、
前記パターンをインプリントした後、前記第2のポリマー層を250°Cから400°Cの間の温度まで加熱することと
を含む、方法。 - 前記ポリマー前駆体はポリイミド前駆体を含む、請求項1に記載の方法。
- 前記第2のポリマー層内に前記パターンをインプリントすることは、前記インプリントスタンプを340°Cより高い温度まで加熱することを含む、請求項2に記載の方法。
- 前記第2のポリマー層内に前記パターンをインプリントすることは、大気圧未満の環境内で行われる、請求項3に記載の方法。
- 前記第1のポリマー層はポリイミドを含む、請求項1に記載の方法。
- キャリア基板の表面上にポリマー層を形成することであって、前記キャリア基板は、構造ベースと、前記構造ベースの上に配置されたリリース層とを含み、前記ポリマー層は、前記リリース層によって前記構造ベースに一時的に固定される、ポリマー層を形成することと、
インプリントスタンプを、340°Cより高い温度まで加熱することと、
前記ポリマー層内に複数の開口部を形成するために、加熱された前記インプリントスタンプを用いて、前記ポリマー層内にパターンをインプリントすることと、
前記ポリマー層内に複数の金属相互接続を形成することと
を含むパッケージング方法であって、
前記ポリマー層内に前記複数の金属相互接続を形成することは、
前記キャリア基板及びその上に形成された前記ポリマー層の上にシード層を堆積することと、
前記シード層の上に銅層を形成することと、
前記ポリマー層の表面から前記シード層と前記銅層との一部を除去することと
を含む、パッケージング方法。 - 前記ポリマー層を形成することは、1以上の溶媒を含むポリイミド前駆体を前記リリース層上に堆積することと、前記1以上の溶媒の一部のみを除去するために、前記ポリイミド前駆体を120°Cから150°Cの間の温度まで加熱することとを含む、請求項6に記載の方法。
- 前記パターンのインプリント後に、前記ポリマー層を250°Cから400°Cの間の温度まで加熱することをさらに含む、請求項7に記載の方法。
- 前記構造ベースは、ガラス又は硬質ポリマーを含む、請求項7に記載の方法。
- 前記ポリマー層内に前記パターンをインプリントすることは、大気圧未満に維持された環境内で行われる、請求項7に記載の方法。
- 基板の表面上にポリイミド前駆体を吐出することであって、前記基板は、
複数のデバイスであって、前記複数のデバイスの各々が、金属層を有するアクティブ部と、前記金属層上に堆積された安定化処理層とを含む、複数のデバイス、
前記安定化処理層上に配置された第1のポリマー層であって、前記金属層上の対応する複数の接触パッドを露出させるように、前記第1のポリマー層及び前記安定化処理層を貫通して複数の開口部が形成されている、第1のポリマー層、及び
前記複数の開口部内にそれぞれ配置された複数の銅ピラーであって、前記銅ピラーの各々の高さ対幅の比が2:1を超え、前記銅ピラーの各々の少なくとも一部分が、前記第1のポリマー層の表面より上方まで延在する複数の銅ピラー
を含むものである、吐出することと、
第2のポリマー層を形成するために、前記ポリイミド前駆体を、120°Cから150°Cの間の温度まで加熱することと、
インプリントスタンプを、前記第2のポリマー層のガラス転移温度より高い温度まで加熱することと、
前記第2のポリマー層内に複数の開口部を形成するために、加熱された前記インプリントスタンプを用いて、前記第2のポリマー層内にパターンをインプリントすることと、
前記パターンをインプリントした後、前記第2のポリマー層を250°Cから400°Cの間の温度まで加熱することと
を含む、パッケージング方法。 - 前記第2のポリマー層内に複数の金属相互接続を形成することをさらに含む、請求項11に記載のパッケージング方法。
- 前記第2のポリマー層内に複数の前記金属相互接続を形成することが、
パターンが形成された前記第2のポリマー層上にシード層を堆積することと、
前記シード層上に銅層を形成することと、
前記第2のポリマー層の表面から、前記シード層と前記銅層との一部を除去することと
を含む、請求項12に記載のパッケージング方法。
Applications Claiming Priority (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201762524298P | 2017-06-23 | 2017-06-23 | |
| US62/524,298 | 2017-06-23 | ||
| US15/844,989 | 2017-12-18 | ||
| US15/844,989 US10229827B2 (en) | 2017-06-23 | 2017-12-18 | Method of redistribution layer formation for advanced packaging applications |
| JP2019569927A JP7023301B2 (ja) | 2017-06-23 | 2018-06-06 | 先進的なパッケージアプリケーションのための再配線層形成の方法 |
| PCT/US2018/036298 WO2018236585A1 (en) | 2017-06-23 | 2018-06-06 | REDISTRIBUTION LAYER FORMATION METHOD FOR ADVANCED CANNING APPLICATIONS |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2019569927A Division JP7023301B2 (ja) | 2017-06-23 | 2018-06-06 | 先進的なパッケージアプリケーションのための再配線層形成の方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2022070930A JP2022070930A (ja) | 2022-05-13 |
| JP7201851B2 true JP7201851B2 (ja) | 2023-01-10 |
Family
ID=64692712
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2019569927A Active JP7023301B2 (ja) | 2017-06-23 | 2018-06-06 | 先進的なパッケージアプリケーションのための再配線層形成の方法 |
| JP2022018155A Active JP7201851B2 (ja) | 2017-06-23 | 2022-02-08 | 先進的なパッケージアプリケーションのための再配線層形成の方法 |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2019569927A Active JP7023301B2 (ja) | 2017-06-23 | 2018-06-06 | 先進的なパッケージアプリケーションのための再配線層形成の方法 |
Country Status (7)
| Country | Link |
|---|---|
| US (3) | US10211072B2 (ja) |
| JP (2) | JP7023301B2 (ja) |
| KR (1) | KR102531498B1 (ja) |
| CN (1) | CN110741471B (ja) |
| SG (1) | SG11201910906TA (ja) |
| TW (2) | TW201906020A (ja) |
| WO (2) | WO2018236585A1 (ja) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10879166B2 (en) * | 2018-06-25 | 2020-12-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure having redistribution structure with photosensitive and non-photosensitive dielectric materials and fabricating method thereof |
| US11322450B2 (en) * | 2018-10-18 | 2022-05-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Chip package and method of forming the same |
| US11281094B2 (en) * | 2018-11-15 | 2022-03-22 | Applied Materials, Inc. | Method for via formation by micro-imprinting |
| US11342256B2 (en) | 2019-01-24 | 2022-05-24 | Applied Materials, Inc. | Method of fine redistribution interconnect formation for advanced packaging applications |
| IT201900006740A1 (it) | 2019-05-10 | 2020-11-10 | Applied Materials Inc | Procedimenti di strutturazione di substrati |
| IT201900006736A1 (it) | 2019-05-10 | 2020-11-10 | Applied Materials Inc | Procedimenti di fabbricazione di package |
| US11931855B2 (en) | 2019-06-17 | 2024-03-19 | Applied Materials, Inc. | Planarization methods for packaging substrates |
| US11862546B2 (en) | 2019-11-27 | 2024-01-02 | Applied Materials, Inc. | Package core assembly and fabrication methods |
| US11257790B2 (en) | 2020-03-10 | 2022-02-22 | Applied Materials, Inc. | High connectivity device stacking |
| US11454884B2 (en) | 2020-04-15 | 2022-09-27 | Applied Materials, Inc. | Fluoropolymer stamp fabrication method |
| US11400545B2 (en) | 2020-05-11 | 2022-08-02 | Applied Materials, Inc. | Laser ablation for package fabrication |
| US11232951B1 (en) | 2020-07-14 | 2022-01-25 | Applied Materials, Inc. | Method and apparatus for laser drilling blind vias |
| US11676832B2 (en) | 2020-07-24 | 2023-06-13 | Applied Materials, Inc. | Laser ablation system for package fabrication |
| JP7581715B2 (ja) | 2020-09-09 | 2024-11-13 | 株式会社レゾナック | 半導体パッケージを製造する方法 |
| US11521937B2 (en) | 2020-11-16 | 2022-12-06 | Applied Materials, Inc. | Package structures with built-in EMI shielding |
| US11404318B2 (en) | 2020-11-20 | 2022-08-02 | Applied Materials, Inc. | Methods of forming through-silicon vias in substrates for advanced packaging |
| US11705365B2 (en) | 2021-05-18 | 2023-07-18 | Applied Materials, Inc. | Methods of micro-via formation for advanced packaging |
| EP4120336A1 (en) * | 2021-07-15 | 2023-01-18 | Infineon Technologies Austria AG | A semiconductor power module with two different potting materials and a method for fabricating the same |
| US12183684B2 (en) | 2021-10-26 | 2024-12-31 | Applied Materials, Inc. | Semiconductor device packaging methods |
| DE102022114911A1 (de) | 2022-06-14 | 2023-12-14 | Delo Industrie Klebstoffe Gmbh & Co. Kgaa | Verfahren zum Herstellen von elektronischen Baugruppen und elektronische Baugruppe auf Wafer-Ebene |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050106855A1 (en) | 2002-05-17 | 2005-05-19 | Farnworth Warren M. | Method for fabricating a semiconductor component using contact printing |
| JP2012248583A (ja) | 2011-05-25 | 2012-12-13 | Jjtech Co Ltd | 半導体装置の製造方法及び半導体装置、並びに中間板の製造方法 |
| JP2016039238A (ja) | 2014-08-07 | 2016-03-22 | パナソニックIpマネジメント株式会社 | 絶縁樹脂シート、並びにそれを用いた回路基板および半導体パッケージ |
Family Cites Families (47)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4546065A (en) * | 1983-08-08 | 1985-10-08 | International Business Machines Corporation | Process for forming a pattern of metallurgy on the top of a ceramic substrate |
| US4654379A (en) * | 1985-12-05 | 1987-03-31 | Allied Corporation | Semi-interpenetrating polymer networks |
| US5260349A (en) * | 1991-01-04 | 1993-11-09 | Polyset Corporation | Electron beam curable epoxy compositions |
| US5512131A (en) * | 1993-10-04 | 1996-04-30 | President And Fellows Of Harvard College | Formation of microstamped patterns on surfaces and derivative articles |
| US5866953A (en) * | 1996-05-24 | 1999-02-02 | Micron Technology, Inc. | Packaged die on PCB with heat sink encapsulant |
| TW371635B (en) * | 1996-10-10 | 1999-10-11 | Applied Materials Inc | Carrier head with a layer conformable material for a chemical mechanical polishing system |
| US6049124A (en) * | 1997-12-10 | 2000-04-11 | Intel Corporation | Semiconductor package |
| US6069259A (en) * | 1998-02-06 | 2000-05-30 | Rensselaer Polytechnic Institute | Multifunctional polymerizible alkoxy siloxane oligomers |
| DE19806818C1 (de) * | 1998-02-18 | 1999-11-04 | Siemens Matsushita Components | Verfahren zur Herstellung eines elektronischen Bauelements, insbesondere eines mit akustischen Oberflächenwllen arbeitenden OFW-Bauelements |
| FR2799883B1 (fr) * | 1999-10-15 | 2003-05-30 | Thomson Csf | Procede d'encapsulation de composants electroniques |
| US6154366A (en) * | 1999-11-23 | 2000-11-28 | Intel Corporation | Structures and processes for fabricating moisture resistant chip-on-flex packages |
| AU779878B2 (en) * | 1999-12-21 | 2005-02-17 | Flexenable Limited | Forming interconnects |
| US6335224B1 (en) | 2000-05-16 | 2002-01-01 | Sandia Corporation | Protection of microelectronic devices during packaging |
| US6818475B2 (en) * | 2001-10-22 | 2004-11-16 | Wen-Kun Yang | Wafer level package and the process of the same |
| DE10164502B4 (de) * | 2001-12-28 | 2013-07-04 | Epcos Ag | Verfahren zur hermetischen Verkapselung eines Bauelements |
| DE10222609B4 (de) * | 2002-04-15 | 2008-07-10 | Schott Ag | Verfahren zur Herstellung strukturierter Schichten auf Substraten und verfahrensgemäß beschichtetes Substrat |
| US7435074B2 (en) * | 2004-03-13 | 2008-10-14 | International Business Machines Corporation | Method for fabricating dual damascence structures using photo-imprint lithography, methods for fabricating imprint lithography molds for dual damascene structures, materials for imprintable dielectrics and equipment for photo-imprint lithography used in dual damascence patterning |
| JP4533358B2 (ja) * | 2005-10-18 | 2010-09-01 | キヤノン株式会社 | インプリント方法、インプリント装置およびチップの製造方法 |
| US20080113283A1 (en) | 2006-04-28 | 2008-05-15 | Polyset Company, Inc. | Siloxane epoxy polymers for redistribution layer applications |
| US20080000373A1 (en) * | 2006-06-30 | 2008-01-03 | Maria Petrucci-Samija | Printing form precursor and process for preparing a stamp from the precursor |
| US7843074B2 (en) * | 2006-09-12 | 2010-11-30 | Lumination Llc | Underfill for light emitting device |
| DE102007020656B4 (de) | 2007-04-30 | 2009-05-07 | Infineon Technologies Ag | Werkstück mit Halbleiterchips, Halbleiterbauteil und Verfahren zur Herstellung eines Werkstücks mit Halbleiterchips |
| US7993984B2 (en) * | 2007-07-13 | 2011-08-09 | Panasonic Corporation | Electronic device and manufacturing method |
| KR101452257B1 (ko) * | 2007-10-01 | 2014-10-24 | 시게이트 테크놀로지 엘엘씨 | 표면 플라즈몬을 이용한 나노 패터닝 방법, 이를 이용한나노 임프린트용 마스터 및 이산 트랙 자기기록매체의제조방법 |
| TWI345276B (en) * | 2007-12-20 | 2011-07-11 | Chipmos Technologies Inc | Dice rearrangement package structure using layout process to form a compliant configuration |
| GB0809062D0 (en) * | 2008-05-19 | 2008-06-25 | Zbd Displays Ltd | Method for patterning a surface using selective adhesion |
| CN101609822A (zh) * | 2008-06-19 | 2009-12-23 | 南茂科技股份有限公司 | 芯片重新配置的封装结构及其方法 |
| JP4560113B2 (ja) * | 2008-09-30 | 2010-10-13 | 株式会社東芝 | プリント回路板及びプリント回路板を備えた電子機器 |
| EP2423955B8 (en) * | 2009-04-24 | 2019-10-09 | Panasonic Intellectual Property Management Co., Ltd. | Method for mounting semiconductor package component, and structure having semiconductor package component mounted therein |
| US8603195B2 (en) | 2009-08-24 | 2013-12-10 | Applied Materials, Inc. | 3D approach on battery and supercapitor fabrication by initiation chemical vapor deposition techniques |
| US9754835B2 (en) | 2010-02-16 | 2017-09-05 | Deca Technologies Inc. | Semiconductor device and method comprising redistribution layers |
| KR101678054B1 (ko) | 2010-06-28 | 2016-11-22 | 삼성전자 주식회사 | 반도체 패키지 및 그 반도체 패키지 제조방법 |
| KR101151255B1 (ko) | 2010-11-22 | 2012-06-15 | 앰코 테크놀로지 코리아 주식회사 | 반도체 칩의 재배선층 형성 장치 및 방법 |
| WO2012096071A1 (ja) * | 2011-01-13 | 2012-07-19 | 丸善石油化学株式会社 | 光インプリント用樹脂組成物、パターン形成方法及びエッチングマスク |
| US20120268899A1 (en) | 2011-04-21 | 2012-10-25 | Tessera Research Llc | Reinforced fan-out wafer-level package |
| BR112013026132A8 (pt) * | 2011-06-23 | 2017-12-05 | Asahi Chemical Ind | Produto em camadas para a formação de padrão fino, métodos de fabricação do mesmo, de fabricação de uma estrutura de padrão fino, dispositivo semicondutor emissor de luz, e padrão fino |
| US8772058B2 (en) | 2012-02-02 | 2014-07-08 | Harris Corporation | Method for making a redistributed wafer using transferrable redistribution layers |
| KR20130123682A (ko) | 2012-05-03 | 2013-11-13 | 삼성전자주식회사 | 반도체 패키지 및 이의 제조 방법 |
| TW201405737A (zh) | 2012-05-25 | 2014-02-01 | 應用材料股份有限公司 | 晶片等級之封裝中的聚合物熱燈絲化學氣相沉積 |
| TWI473217B (zh) * | 2012-07-19 | 2015-02-11 | 矽品精密工業股份有限公司 | 半導體封裝件及其製法 |
| US20140252571A1 (en) * | 2013-03-06 | 2014-09-11 | Maxim Integrated Products, Inc. | Wafer-level package mitigated undercut |
| US8822268B1 (en) * | 2013-07-17 | 2014-09-02 | Freescale Semiconductor, Inc. | Redistributed chip packages containing multiple components and methods for the fabrication thereof |
| US10354958B2 (en) | 2014-10-01 | 2019-07-16 | Nxp Usa, Inc. | Through package circuit in fan-out wafer level package |
| US10026695B2 (en) * | 2015-05-13 | 2018-07-17 | Rohm Co., Ltd. | Semiconductor device and method for manufacturing the same |
| CN105206592B (zh) | 2015-09-01 | 2019-01-04 | 华进半导体封装先导技术研发中心有限公司 | 扇出型封装的结构和制作方法 |
| CN106548973A (zh) | 2015-09-17 | 2017-03-29 | 中芯长电半导体(江阴)有限公司 | 扇出型晶圆级封装方法 |
| US9659878B2 (en) | 2015-10-20 | 2017-05-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer level shielding in multi-stacked fan out packages and methods of forming same |
-
2017
- 2017-12-13 US US15/840,900 patent/US10211072B2/en not_active Expired - Fee Related
- 2017-12-18 US US15/844,989 patent/US10229827B2/en active Active
-
2018
- 2018-06-06 KR KR1020207002461A patent/KR102531498B1/ko active Active
- 2018-06-06 SG SG11201910906TA patent/SG11201910906TA/en unknown
- 2018-06-06 CN CN201880039885.2A patent/CN110741471B/zh active Active
- 2018-06-06 JP JP2019569927A patent/JP7023301B2/ja active Active
- 2018-06-06 WO PCT/US2018/036298 patent/WO2018236585A1/en not_active Ceased
- 2018-06-06 WO PCT/US2018/036277 patent/WO2018236583A1/en not_active Ceased
- 2018-06-08 TW TW107119808A patent/TW201906020A/zh unknown
- 2018-06-08 TW TW107119809A patent/TWI772436B/zh active
-
2019
- 2019-02-15 US US16/276,866 patent/US20190181019A1/en not_active Abandoned
-
2022
- 2022-02-08 JP JP2022018155A patent/JP7201851B2/ja active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050106855A1 (en) | 2002-05-17 | 2005-05-19 | Farnworth Warren M. | Method for fabricating a semiconductor component using contact printing |
| JP2012248583A (ja) | 2011-05-25 | 2012-12-13 | Jjtech Co Ltd | 半導体装置の製造方法及び半導体装置、並びに中間板の製造方法 |
| JP2016039238A (ja) | 2014-08-07 | 2016-03-22 | パナソニックIpマネジメント株式会社 | 絶縁樹脂シート、並びにそれを用いた回路基板および半導体パッケージ |
Also Published As
| Publication number | Publication date |
|---|---|
| US20180374696A1 (en) | 2018-12-27 |
| CN110741471A (zh) | 2020-01-31 |
| US20190181019A1 (en) | 2019-06-13 |
| US10229827B2 (en) | 2019-03-12 |
| JP2020524902A (ja) | 2020-08-20 |
| TW201906034A (zh) | 2019-02-01 |
| US10211072B2 (en) | 2019-02-19 |
| TWI772436B (zh) | 2022-08-01 |
| JP7023301B2 (ja) | 2022-02-21 |
| US20180374718A1 (en) | 2018-12-27 |
| WO2018236583A1 (en) | 2018-12-27 |
| KR20200012035A (ko) | 2020-02-04 |
| SG11201910906TA (en) | 2020-01-30 |
| CN110741471B (zh) | 2023-10-20 |
| JP2022070930A (ja) | 2022-05-13 |
| WO2018236585A1 (en) | 2018-12-27 |
| KR102531498B1 (ko) | 2023-05-12 |
| TW201906020A (zh) | 2019-02-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7201851B2 (ja) | 先進的なパッケージアプリケーションのための再配線層形成の方法 | |
| US7691748B2 (en) | Through-silicon via and method for forming the same | |
| TWI514442B (zh) | 單一光罩通道之方法與裝置 | |
| US6946384B2 (en) | Stacked device underfill and a method of fabrication | |
| US10128193B2 (en) | Package structure and method for forming the same | |
| US12125741B2 (en) | Semiconductor package and method of fabricating semiconductor package | |
| US7012022B2 (en) | Self-patterning of photo-active dielectric materials for interconnect isolation | |
| US10692733B2 (en) | Uniform back side exposure of through-silicon vias | |
| US20160358851A1 (en) | Integrated circuits including organic interlayer dielectric layers and methods for fabricating the same | |
| US20010043989A1 (en) | Film forming apparatus and film forming method | |
| US10332850B2 (en) | Method for producing contact areas on a semiconductor substrate | |
| KR101834038B1 (ko) | 패키지 구조물을 형성하는 방법 | |
| US20070045865A1 (en) | Microfeature workpieces and methods of forming a redistribution layer on microfeature workpieces | |
| US20030186536A1 (en) | Via formation in integrated circuits by use of sacrificial structures | |
| US8132503B2 (en) | Method and apparatus for planarizing gap-filling material | |
| US20260096405A1 (en) | Via and Redistribution Layer Formation Process for Glass Interposer | |
| US20260114303A1 (en) | Miniature dummy metal structures for stress reduction in semiconductor dies and methods for forming the same | |
| CN100431133C (zh) | 半导体器件的制造方法和利用这种方法获得的半导体器件 | |
| US20240128231A1 (en) | Semiconductor Devices and Methods of Manufacture | |
| KR100649312B1 (ko) | 반도체 소자의 제조 방법 | |
| WO2025198746A1 (en) | Method for patterning for chemical mechanical polishing (cmp) iso-dense bias compensation using z-height | |
| US20040253837A1 (en) | Method for forming a dielectric layer of a semiconductor | |
| JP2002280451A (ja) | 多層配線形成方法 | |
| JP2000331951A (ja) | イオン注入方法及びこれを用いた半導体装置の製造方法 | |
| JP2003203972A (ja) | 半導体デバイスおよびその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220307 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20220307 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20221004 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20221021 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20221122 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20221222 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7201851 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |