JP7305622B2 - シリサイド化による金属含有膜の体積膨張 - Google Patents
シリサイド化による金属含有膜の体積膨張 Download PDFInfo
- Publication number
- JP7305622B2 JP7305622B2 JP2020514618A JP2020514618A JP7305622B2 JP 7305622 B2 JP7305622 B2 JP 7305622B2 JP 2020514618 A JP2020514618 A JP 2020514618A JP 2020514618 A JP2020514618 A JP 2020514618A JP 7305622 B2 JP7305622 B2 JP 7305622B2
- Authority
- JP
- Japan
- Prior art keywords
- metal
- feature
- self
- substrate
- aligned structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/04—Coating on selected surface areas, e.g. using masks
- C23C16/042—Coating on selected surface areas, e.g. using masks using masks
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
- C23C16/42—Silicides
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/56—After-treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/66—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials
- H10P14/668—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials
- H10P14/6681—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials the precursor containing a compound comprising Si
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
- H10P76/20—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials
- H10P76/204—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials of organic photoresist masks
- H10P76/2041—Photolithographic processes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
- H10W20/041—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers the barrier, adhesion or liner layers being discontinuous
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/064—Manufacture or treatment of conductive parts of the interconnections by modifying the conductivity of conductive parts, e.g. by alloying
- H10W20/066—Manufacture or treatment of conductive parts of the interconnections by modifying the conductivity of conductive parts, e.g. by alloying by forming silicides of refractory metals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/069—Manufacture or treatment of conductive parts of the interconnections by forming self-aligned vias or self-aligned contact plugs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/069—Manufacture or treatment of conductive parts of the interconnections by forming self-aligned vias or self-aligned contact plugs
- H10W20/0693—Manufacture or treatment of conductive parts of the interconnections by forming self-aligned vias or self-aligned contact plugs by forming self-aligned vias
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
- H10W20/089—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts using processes for implementing desired shapes or dispositions of the openings, e.g. double patterning
Landscapes
- Chemical & Material Sciences (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Engineering & Computer Science (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Inorganic Chemistry (AREA)
- Chemical Vapour Deposition (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Description
Claims (14)
- 自己整合構造を生成する方法であって、
少なくとも1つのフィーチャが形成された基板表面を有する基板であって、前記少なくとも1つのフィーチャが、前記基板表面から前記基板内に、ある距離だけ延びており、かつ側壁および底部を有している、前記基板を、提供することと、
金属含有膜を、前記少なくとも1つのフィーチャ内に形成し、前記少なくとも1つのフィーチャの外側には形成しないことと、
前記金属含有膜をケイ素前駆体に曝して、前記少なくとも1つのフィーチャから膨張する金属シリサイドの自己整合構造を形成することと、
前記自己整合構造の周囲に材料を堆積させることと、
前記自己整合構造を除去して、自己整合ビアを形成することと、
を含む方法。 - 自己整合構造を生成する方法であって、
少なくとも1つのフィーチャが形成された基板表面を有する基板であって、前記少なくとも1つのフィーチャが、前記基板表面から前記基板内に、ある距離だけ延びており、かつ側壁および底部を有している、前記基板を、提供することと、
金属含有膜を、前記少なくとも1つのフィーチャ内に形成し、前記少なくとも1つのフィーチャの外側には形成しないことと、
前記金属含有膜をケイ素前駆体に曝して、前記少なくとも1つのフィーチャから膨張する金属シリサイドの自己整合構造を形成することと、
を含み、
前記自己整合構造の形成速度が、シリサイド化中に前記基板を水素に曝すことによって制御される、方法。 - 自己整合構造を生成する方法であって、
少なくとも1つのフィーチャが形成された基板表面を有する基板であって、前記少なくとも1つのフィーチャが、前記基板表面から前記基板内に、ある距離だけ延びており、かつ側壁および底部を有している、前記基板を、提供することと、
金属含有膜を、前記少なくとも1つのフィーチャ内に形成し、前記少なくとも1つのフィーチャの外側には形成しないことと、
前記金属含有膜をケイ素前駆体に曝して、前記少なくとも1つのフィーチャから膨張する金属シリサイドの自己整合構造を形成することと、
前記自己整合構造を水素プラズマに曝すことによって、前記自己整合構造の体積を減少させることと、
を含む方法。 - 前記自己整合構造が、前記フィーチャ内の前記金属含有膜の体積の1倍より大きく2倍より小さい範囲の体積を有する、請求項1から3のいずれか一項に記載の方法。
- 前記少なくとも1つのフィーチャ内に前記金属含有膜を形成することが、前記基板表面上および前記少なくとも1つのフィーチャ内に金属含有膜を形成することと、前記少なくとも1つのフィーチャを除いて前記基板表面から前記金属含有膜を除去することと、を含む、請求項1から4のいずれか一項に記載の方法。
- 前記自己整合構造が、前記基板表面に対して実質的に直交している、請求項1から5のいずれか一項に記載の方法。
- 前記金属含有膜が、Co、Mo、W、Ta、Ti、Ru、Rh、Cu、Fe、Mn、V、Nb、Hf、Zr、Y、Al、Sn、Cr、Os、UおよびLaのうちの1種以上を含む、請求項1から6のいずれか一項に記載の方法。
- 前記金属含有膜が、前記ケイ素前駆体のプラズマに曝される、請求項1から7のいずれか一項に記載の方法。
- 前記ケイ素前駆体が、トリメチルシラン、シラン、ジシラン、ジクロロシラン、トリクロロシランおよびトリシリルアミンのうちの1種以上を含む、請求項1から8のいずれか一項に記載の方法。
- 前記金属含有膜をドープ剤に曝して、ドープされた金属シリサイドを形成することを、さらに含む、請求項1から9のいずれか一項に記載の方法。
- 前記ドープされた金属シリサイドが、炭素、窒素、または酸素を含む、請求項10に記載の方法。
- 前記自己整合構造が、金属カルボシリサイド(MSiC)を含み、前記ドープ剤が、エチンまたはエタンを含む、請求項11に記載の方法。
- 前記自己整合構造が、金属ニトロシリサイド(MSiN)を含み、前記ドープ剤が、アンモニアおよび窒素のうちの1種以上を含む、請求項11に記載の方法。
- 前記自己整合構造が、金属オキシシリサイド(MSiO)を含み、前記ドープ剤が、酸素含有前駆体を含む、請求項11に記載の方法。
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201762559547P | 2017-09-16 | 2017-09-16 | |
| US62/559,547 | 2017-09-16 | ||
| PCT/US2018/051035 WO2019055759A1 (en) | 2017-09-16 | 2018-09-14 | VOLUMETRIC EXPANSION OF FILMS CONTAINING METAL BY SILICIURATION |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2020534681A JP2020534681A (ja) | 2020-11-26 |
| JP7305622B2 true JP7305622B2 (ja) | 2023-07-10 |
Family
ID=65723097
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2020514618A Active JP7305622B2 (ja) | 2017-09-16 | 2018-09-14 | シリサイド化による金属含有膜の体積膨張 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US11462438B2 (ja) |
| JP (1) | JP7305622B2 (ja) |
| KR (1) | KR102474163B1 (ja) |
| CN (1) | CN111066140B (ja) |
| SG (1) | SG11202001502RA (ja) |
| TW (1) | TWI723282B (ja) |
| WO (1) | WO2019055759A1 (ja) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| SG11202005303XA (en) | 2017-12-14 | 2020-07-29 | Applied Materials Inc | Methods of etching metal oxides with less etch residue |
| TW202323564A (zh) * | 2021-09-30 | 2023-06-16 | 荷蘭商Asm Ip私人控股有限公司 | 填充間隙之方法及系統 |
| US12525446B2 (en) * | 2022-05-05 | 2026-01-13 | Applied Materials, Inc. | Large area gapfill using volumetric expansion |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020001892A1 (en) | 2000-06-21 | 2002-01-03 | Kim Tae Kyun | Method for fabricating semiconductor device |
| JP2005340460A (ja) | 2004-05-26 | 2005-12-08 | Renesas Technology Corp | 半導体装置の形成方法 |
| JP2008182174A (ja) | 2006-12-28 | 2008-08-07 | Tokyo Electron Ltd | 半導体装置およびその製造方法 |
| JP2009278000A (ja) | 2008-05-16 | 2009-11-26 | Toshiba Corp | 半導体装置及び半導体装置の製造方法 |
| JP2011109099A (ja) | 2009-11-17 | 2011-06-02 | Samsung Electronics Co Ltd | 導電構造物を含む半導体装置及びその製造方法 |
| US20160276156A1 (en) | 2015-03-16 | 2016-09-22 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and manufacturing process thereof |
| JP2019521518A (ja) | 2016-06-14 | 2019-07-25 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | 金属及び金属含有化合物の酸化体積膨張 |
| JP2020530663A (ja) | 2017-08-13 | 2020-10-22 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | 自己整合高アスペクト比構造及びその作製方法 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR0165813B1 (ko) * | 1995-04-12 | 1999-02-01 | 문정환 | 접속홀의 플러그 형성 방법 |
| JP2002252281A (ja) | 2001-02-27 | 2002-09-06 | Sony Corp | 半導体装置およびその製造方法 |
| JP2002343962A (ja) * | 2001-05-15 | 2002-11-29 | Hitachi Ltd | 半導体集積回路装置およびその製造方法 |
| US7550381B2 (en) * | 2005-07-18 | 2009-06-23 | Applied Materials, Inc. | Contact clean by remote plasma and repair of silicide surface |
| US8169031B2 (en) * | 2008-08-26 | 2012-05-01 | International Business Machines Corporation | Continuous metal semiconductor alloy via for interconnects |
| JP2010183003A (ja) * | 2009-02-09 | 2010-08-19 | Renesas Electronics Corp | 半導体装置の製造方法および半導体装置 |
| US8598033B1 (en) * | 2012-10-07 | 2013-12-03 | United Microelectronics Corp. | Method for forming a salicide layer |
| US9245987B2 (en) | 2012-11-29 | 2016-01-26 | Micron Technology, Inc. | Semiconductor devices and fabrication methods |
| US10727122B2 (en) * | 2014-12-08 | 2020-07-28 | International Business Machines Corporation | Self-aligned via interconnect structures |
| US9362165B1 (en) * | 2015-05-08 | 2016-06-07 | Globalfoundries Inc. | 2D self-aligned via first process flow |
-
2018
- 2018-09-10 TW TW107131688A patent/TWI723282B/zh active
- 2018-09-14 SG SG11202001502RA patent/SG11202001502RA/en unknown
- 2018-09-14 CN CN201880058616.0A patent/CN111066140B/zh active Active
- 2018-09-14 JP JP2020514618A patent/JP7305622B2/ja active Active
- 2018-09-14 KR KR1020207010354A patent/KR102474163B1/ko active Active
- 2018-09-14 WO PCT/US2018/051035 patent/WO2019055759A1/en not_active Ceased
- 2018-09-14 US US16/647,310 patent/US11462438B2/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020001892A1 (en) | 2000-06-21 | 2002-01-03 | Kim Tae Kyun | Method for fabricating semiconductor device |
| JP2005340460A (ja) | 2004-05-26 | 2005-12-08 | Renesas Technology Corp | 半導体装置の形成方法 |
| JP2008182174A (ja) | 2006-12-28 | 2008-08-07 | Tokyo Electron Ltd | 半導体装置およびその製造方法 |
| JP2009278000A (ja) | 2008-05-16 | 2009-11-26 | Toshiba Corp | 半導体装置及び半導体装置の製造方法 |
| JP2011109099A (ja) | 2009-11-17 | 2011-06-02 | Samsung Electronics Co Ltd | 導電構造物を含む半導体装置及びその製造方法 |
| US20160276156A1 (en) | 2015-03-16 | 2016-09-22 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and manufacturing process thereof |
| JP2019521518A (ja) | 2016-06-14 | 2019-07-25 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | 金属及び金属含有化合物の酸化体積膨張 |
| JP2020530663A (ja) | 2017-08-13 | 2020-10-22 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | 自己整合高アスペクト比構造及びその作製方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| US20200279772A1 (en) | 2020-09-03 |
| JP2020534681A (ja) | 2020-11-26 |
| US11462438B2 (en) | 2022-10-04 |
| TW201926404A (zh) | 2019-07-01 |
| CN111066140B (zh) | 2023-09-01 |
| WO2019055759A1 (en) | 2019-03-21 |
| SG11202001502RA (en) | 2020-04-29 |
| KR102474163B1 (ko) | 2022-12-02 |
| CN111066140A (zh) | 2020-04-24 |
| TWI723282B (zh) | 2021-04-01 |
| KR20200040916A (ko) | 2020-04-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10741435B2 (en) | Oxidative volumetric expansion of metals and metal containing compounds | |
| KR102317050B1 (ko) | 패터닝을 위한 막들의 증착 및 처리 | |
| JP7305622B2 (ja) | シリサイド化による金属含有膜の体積膨張 | |
| KR20240141699A (ko) | 텅스텐 필러들을 형성하는 방법 | |
| TWI760481B (zh) | 用於氧化鎢柱形成之簡化製程流程的鎢選擇性沉積 | |
| JP7221279B2 (ja) | 亜酸化物からの自己整合構造 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210907 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20221104 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20221206 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20230222 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20230530 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20230628 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7305622 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |