Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP7600659B2 - Epitaxial wafer defect inspection method - Google Patents
[go: Go Back, main page]

JP7600659B2 - Epitaxial wafer defect inspection method - Google Patents

Epitaxial wafer defect inspection method Download PDF

Info

Publication number
JP7600659B2
JP7600659B2 JP2020205733A JP2020205733A JP7600659B2 JP 7600659 B2 JP7600659 B2 JP 7600659B2 JP 2020205733 A JP2020205733 A JP 2020205733A JP 2020205733 A JP2020205733 A JP 2020205733A JP 7600659 B2 JP7600659 B2 JP 7600659B2
Authority
JP
Japan
Prior art keywords
epitaxial wafer
dislocation defects
defects
wafer
defect
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2020205733A
Other languages
Japanese (ja)
Other versions
JP2022092809A (en
Inventor
翔太 木瀬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumco Corp
Original Assignee
Sumco Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumco Corp filed Critical Sumco Corp
Priority to JP2020205733A priority Critical patent/JP7600659B2/en
Priority to CN202111507360.7A priority patent/CN114624251B/en
Publication of JP2022092809A publication Critical patent/JP2022092809A/en
Application granted granted Critical
Publication of JP7600659B2 publication Critical patent/JP7600659B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N21/00Investigating or analysing materials by the use of optical means, i.e. using sub-millimetre waves, infrared, visible or ultraviolet light
    • G01N21/84Systems specially adapted for particular applications
    • G01N21/88Investigating the presence of flaws or contamination
    • G01N21/95Investigating the presence of flaws or contamination characterised by the material or shape of the object to be examined
    • G01N21/9501Semiconductor wafers
    • G01N21/9505Wafer internal defects, e.g. microcracks
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N21/00Investigating or analysing materials by the use of optical means, i.e. using sub-millimetre waves, infrared, visible or ultraviolet light
    • G01N21/01Arrangements or apparatus for facilitating the optical investigation
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P74/00Testing or measuring during manufacture or treatment of wafers, substrates or devices
    • H10P74/20Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by the properties tested or measured, e.g. structural or electrical properties
    • H10P74/203Structural properties, e.g. testing or measuring thicknesses, line widths, warpage, bond strengths or physical defects
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P74/00Testing or measuring during manufacture or treatment of wafers, substrates or devices
    • H10P74/23Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by multiple measurements, corrections, marking or sorting processes
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N21/00Investigating or analysing materials by the use of optical means, i.e. using sub-millimetre waves, infrared, visible or ultraviolet light
    • G01N21/01Arrangements or apparatus for facilitating the optical investigation
    • G01N2021/0106General arrangement of respective parts
    • G01N2021/0112Apparatus in one mechanical, optical or electronic block

Landscapes

  • Physics & Mathematics (AREA)
  • Health & Medical Sciences (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Chemical & Material Sciences (AREA)
  • Analytical Chemistry (AREA)
  • Biochemistry (AREA)
  • General Health & Medical Sciences (AREA)
  • General Physics & Mathematics (AREA)
  • Immunology (AREA)
  • Pathology (AREA)
  • Investigating Materials By The Use Of Optical Means Adapted For Particular Applications (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Description

本発明は、エピタキシャルウェーハの欠陥検査方法に関するものである。 The present invention relates to a method for inspecting defects in epitaxial wafers.

レーザー光で半導体基板の表面を螺旋状に走査し、当該表面からの散乱光の特定方向における特定散乱光情報を取得し、この特定散乱光情報から、半導体基板の結晶すべり面に沿って発生する結晶欠陥の有無を検出する表面検査装置が知られている(たとえば、特許文献1)。また、偏光された平行光を半導体基板に照射し、当該半導体基板を透過または反射した光により得られた画像から、半導体基板の結晶品質を評価する方法が知られている(たとえば、特許文献2)。 A surface inspection device is known that spirally scans the surface of a semiconductor substrate with laser light, obtains specific scattered light information in a specific direction of scattered light from the surface, and uses this specific scattered light information to detect the presence or absence of crystal defects occurring along the crystal slip plane of the semiconductor substrate (for example, Patent Document 1). Also known is a method of irradiating a semiconductor substrate with polarized parallel light and evaluating the crystal quality of the semiconductor substrate from an image obtained from the light transmitted through or reflected by the semiconductor substrate (for example, Patent Document 2).

特開2007-214491号公報JP 2007-214491 A 特表2017/078127号公報Special table 2017/078127 publication

ところで、シリコンエピタキシャルウェーハの結晶欠陥として、外部から加わる熱的又は物理的なストレスに起因するスリップ転位欠陥と、基板とエピタキシャル層界面での格子不整合に起因するミスフィット転位欠陥がある。しかしながら、上記特許文献1に記載された表面検査装置では、スリップ転位欠陥及びミスフィット転位欠陥の何れもが、同じような線状欠陥として観察されるので、これらを識別できないという問題がある。 Incidentally, crystal defects in silicon epitaxial wafers include slip dislocation defects caused by external thermal or physical stress, and misfit dislocation defects caused by lattice mismatch at the interface between the substrate and the epitaxial layer. However, with the surface inspection device described in Patent Document 1, both slip dislocation defects and misfit dislocation defects are observed as similar linear defects, which creates the problem of being unable to distinguish between them.

本発明が解決しようとする課題は、スリップ転位欠陥とミスフィット転位欠陥を識別できるエピタキシャルウェーハの検査方法を提供することである。 The problem that this invention aims to solve is to provide an epitaxial wafer inspection method that can distinguish between slip dislocation defects and misfit dislocation defects.

本発明は、エピタキシャルウェーハに、スリップ転位欠陥及びミスフィット転位欠陥を含む転位欠陥がある場合には、ウェーハストレス測定により前記エピタキシャルウェーハの残留応力を求め、
前記残留応力が所定値以上の場合は、前記スリップ転位欠陥であると判定し、前記残留応力が前記所定値未満である場合は、前記ミスフィット転位欠陥であると判定することによって上記課題を解決する。なお、ウェーハストレス測定は、ウェーハに赤外光を照射し、応力を受けた部分が、光弾性効果により生じた偏光状態変化を解析し、歪として測定する。
In the present invention, when an epitaxial wafer has dislocation defects including slip dislocation defects and misfit dislocation defects, a residual stress of the epitaxial wafer is obtained by wafer stress measurement;
The problem is solved by judging that the defect is the slip dislocation defect when the residual stress is equal to or greater than a predetermined value, and judging that the defect is the misfit dislocation defect when the residual stress is less than the predetermined value. Note that the wafer stress measurement is performed by irradiating the wafer with infrared light, analyzing the change in polarization state caused by the photoelastic effect in the stressed portion, and measuring it as strain.

上記発明において、前記エピタキシャルウェーハの検査面に検査光を照射し、その散乱光に基づいて、スリップ転位欠陥及びミスフィット転位欠陥を含む転位欠陥の有無を判定してもよい。 In the above invention, the inspection surface of the epitaxial wafer may be irradiated with inspection light, and the presence or absence of dislocation defects, including slip dislocation defects and misfit dislocation defects, may be determined based on the scattered light.

本発明によれば、エピタキシャルウェーハに、スリップ転位欠陥及びミスフィット転位欠陥を含む転位欠陥が発見されたら、ウェーハストレス測定により残留応力を測定し、残留応力が大きい場合にはスリップ転位欠陥であると判定するので、スリップ転位欠陥とミスフィット転位欠陥を識別することができる。 According to the present invention, when dislocation defects, including slip dislocation defects and misfit dislocation defects, are found in an epitaxial wafer, the residual stress is measured by wafer stress measurement, and if the residual stress is large, it is determined to be a slip dislocation defect, making it possible to distinguish between slip dislocation defects and misfit dislocation defects.

本発明のエピタキシャルウェーハの検査方法の一実施の形態を示す工程図である。1A to 1C are process diagrams showing an embodiment of an epitaxial wafer inspection method of the present invention. 図1の表面検査工程で用いられる表面検査装置の一例を示す構成図である。FIG. 2 is a configuration diagram showing an example of a surface inspection device used in the surface inspection process of FIG. 1 . 図1の残留応力検査工程で用いられるウェーハストレス測定装置の一例を示す構成図である。FIG. 2 is a configuration diagram showing an example of a wafer stress measuring device used in the residual stress inspection process of FIG. 1 . エピタキシャルウェーハの転位欠陥の一例を示す図である。FIG. 2 is a diagram showing an example of dislocation defects in an epitaxial wafer. 図3のウェーハストレス測定装置の出力波形を示す図である。FIG. 4 is a diagram showing an output waveform of the wafer stress measuring device of FIG. 3 . 図5Aの出力波形をフィルタリングした波形あとの波形を示す図である。FIG. 5B is a diagram showing a waveform obtained by filtering the output waveform of FIG. 5A. GBA法を用いて、図5Bの波形から相対歪量を求める方法を示す図である。FIG. 5C is a diagram showing a method for determining a relative distortion amount from the waveform of FIG. 5B using the GBA method.

本発明のエピタキシャルウェーハの欠陥検査方法の一実施の形態では、外部から加わる熱的又は物理的な応力に起因するスリップ転位欠陥と、基板とエピタキシャル層界面での格子不整合に起因するミスフィット転位欠陥とを検査対象とする。 In one embodiment of the epitaxial wafer defect inspection method of the present invention, the objects of inspection are slip dislocation defects caused by external thermal or physical stress, and misfit dislocation defects caused by lattice mismatch at the interface between the substrate and the epitaxial layer.

ここで、スリップ転位とは、ウェーハの半径方向に温度の不均一性がある場合などのように、円周方向に降伏値を超える応力が働くことで発生する線状の段差をいう。熱的要因による結晶領域の部分的な滑りであるため、エピタキシャルウェーハにあっては、エピタキシャル成長させる際の成長炉のヒータ温度条件を調整したりすることで、スリップ転位を抑制することができる。 Here, slip dislocations refer to linear steps that occur when stress exceeding the yield value acts in the circumferential direction, such as when there is temperature non-uniformity in the radial direction of the wafer. Since it is a partial slip of the crystal region caused by thermal factors, in the case of epitaxial wafers, slip dislocations can be suppressed by adjusting the heater temperature conditions of the growth furnace during epitaxial growth.

これに対して、不純物濃度が高いシリコン基板では、不純物原子の原子半径がシリコン原子の原子半径と異なるため、結晶格子定数が僅かに変化し、低不純物濃度のエピタキシャル層に膜歪が作用する。ミスフィット転位とは、当該膜中の歪が臨界値に達したときに発生する線状の段差をいう。エピタキシャル膜とシリコン基板との結晶格子定数の相違が原因で生じる転位であるため、エピタキシャル膜とシリコン基板の不純物濃度を調整したり、エピタキシャル膜とシリコン基板との間に中間濃度の緩衝層を設けたりすることで、ミスフィット転位を抑制することができる。 In contrast, in silicon substrates with a high impurity concentration, the atomic radius of the impurity atoms differs from that of the silicon atoms, causing a slight change in the crystal lattice constant and film distortion in the epitaxial layer with a low impurity concentration. Misfit dislocations are linear steps that occur when the distortion in the film reaches a critical value. Since dislocations occur due to the difference in the crystal lattice constants between the epitaxial film and the silicon substrate, misfit dislocations can be suppressed by adjusting the impurity concentrations of the epitaxial film and the silicon substrate, or by providing a buffer layer of intermediate concentration between the epitaxial film and the silicon substrate.

このように、いずれの欠陥も線状の段差であり目視観察では判別できないが、上述したとおりその対策法が全く異なることから、これらの転位欠陥を識別することは、エピタキシャルウェーハの製造工程の稼働率や製品歩留まりを高めるためには重要なことである。勿論、これらスリップ転位欠陥とミスフィット転位欠陥は、エピタキシャルウェーハの断面をX線測定装置にて測定し、観察することで、識別することはできる。しかしながら、破壊検査は、製造工程においてリアルタイムで実施することはできないから、識別結果が得られるまでは、製造工程の稼働率や製品歩留まりは低下する。 As such, both defects are linear steps and cannot be distinguished by visual observation, but because the countermeasures are completely different as mentioned above, identifying these dislocation defects is important for increasing the operation rate and product yield of the epitaxial wafer manufacturing process. Of course, these slip dislocation defects and misfit dislocation defects can be identified by measuring and observing the cross section of the epitaxial wafer with an X-ray measuring device. However, destructive testing cannot be performed in real time during the manufacturing process, so the operation rate of the manufacturing process and product yield will decrease until the identification results are obtained.

そこで、本実施形態の検査方法では、転位欠陥の原因の相違に着目し、識別不能なスリップ転位欠陥又はミスフィット転位欠陥が観察されたら、ウェーハストレス測定によりエピタキシャルウェーハの残留応力を求め、求められた残留応力が所定値以上の場合は、応力が原因で発生するスリップ転位欠陥であると判定し、残留応力が所定値未満である場合は、応力とは無関係の結晶格子定数の相違が原因で発生するミスフィット転位欠陥であると判定する。 Therefore, in the inspection method of this embodiment, attention is focused on the differences in the causes of dislocation defects, and when an indistinguishable slip dislocation defect or misfit dislocation defect is observed, the residual stress of the epitaxial wafer is obtained by wafer stress measurement, and if the obtained residual stress is equal to or greater than a predetermined value, it is determined that the defect is a slip dislocation defect caused by stress, and if the residual stress is less than the predetermined value, it is determined that the defect is a misfit dislocation defect caused by a difference in crystal lattice constant that is unrelated to stress.

図1は、本発明のエピタキシャルウェーハの検査方法の一実施の形態を示す工程図である。本実施形態のエピタキシャルウェーハの検査方法では、ステップS1においてエピタキシャルウェーハの表面検査を行い、ステップS2においてエピタキシャルウェーハの表面に、スリップ転位欠陥及びミスフィット転位欠陥を含む転位欠陥があるか否かを判定する。スリップ転位欠陥及びミスフィット転位欠陥を含む転位欠陥DFは、図4に示すように線状に延びる段差として観察されるので目視によっても検査することができるが、図2に示す表面検査装置1を用いて行うと、転位欠陥の検査をより正確に行うことができる。 Figure 1 is a process diagram showing one embodiment of the epitaxial wafer inspection method of the present invention. In the epitaxial wafer inspection method of this embodiment, in step S1, a surface inspection of the epitaxial wafer is performed, and in step S2, it is determined whether or not there are dislocation defects, including slip dislocation defects and misfit dislocation defects, on the surface of the epitaxial wafer. Dislocation defects DF, including slip dislocation defects and misfit dislocation defects, are observed as linear steps as shown in Figure 4, so they can be inspected visually, but if the surface inspection device 1 shown in Figure 2 is used, the inspection of dislocation defects can be performed more accurately.

図2は、図1のステップS1の表面検査工程で用いられる表面検査装置1の一例を示す構成図である。検査対象であるエピタキシャルウェーハWFは、可動テーブル11に載置され、可動テーブル11がXY平面上を動くことにより、エピタキシャルウェーハWFの表面全体にレーザー光が照射される。検査光であるレーザー光は、第1レーザー発振器12と第2レーザー発振器13にて生成され、第1レーザー発振器12で生成されたレーザー光は、エピタキシャルウェーハWFの表面に垂直入射光として照射され、第2レーザー発振器13で生成されたレーザー光は、エピタキシャルウェーハWFの表面に斜方入射光として照射される。特に限定はされないが、垂直入射光により、スクラッチ、エピタキシャル欠陥、フィルム内欠陥などを検査することが好ましく、斜方入射光は、高感度測定、ラフネスの高いウェーハ測定、ヘイズ(Haze)などに用いることが好ましい。 Figure 2 is a configuration diagram showing an example of a surface inspection device 1 used in the surface inspection process of step S1 in Figure 1. The epitaxial wafer WF to be inspected is placed on a movable table 11, and the entire surface of the epitaxial wafer WF is irradiated with laser light by moving the movable table 11 on the XY plane. The laser light, which is the inspection light, is generated by a first laser oscillator 12 and a second laser oscillator 13, and the laser light generated by the first laser oscillator 12 is irradiated as vertical incident light onto the surface of the epitaxial wafer WF, and the laser light generated by the second laser oscillator 13 is irradiated as oblique incident light onto the surface of the epitaxial wafer WF. Although not particularly limited, it is preferable to inspect scratches, epitaxial defects, defects within a film, etc. using vertical incident light, and it is preferable to use oblique incident light for high sensitivity measurement, measurement of wafers with high roughness, haze, etc.

エピタキシャルウェーハWFの表面に照射されたレーザー光の反射光は、楕円体形状とされた集光器14を介して第1光電子増倍管15で受光されると同時に、レンズ16及びミラー16bを介して第2光電子増倍管16で受光される。特に限定はされないが、第1光電子増倍管15で受光されるレーザー光は、微小なパーティクルやヘイズの測定に用いることが好ましく、第2光電子増倍管16で受光されるレーザー光は、線状欠陥、スクラッチ、COP(ボイド欠陥)、エピタキシャル欠陥などに用いることが好ましい。 The reflected light of the laser light irradiated onto the surface of the epitaxial wafer WF is received by the first photomultiplier tube 15 via the ellipsoidal shaped collector 14, and is simultaneously received by the second photomultiplier tube 16 via the lens 16 and mirror 16b. Although not particularly limited, the laser light received by the first photomultiplier tube 15 is preferably used to measure minute particles and haze, and the laser light received by the second photomultiplier tube 16 is preferably used to measure linear defects, scratches, COPs (void defects), epitaxial defects, etc.

本実施形態の表面検査装置1を用いてエピタキシャルウェーハWFの表面を走査した場合、鏡面状態の表面からの反射レーザー光はそのまま受光される一方、当該表面に異物の付着やピットなどの段差があるとレーザー光は散乱光となって第1光電子増倍管15及び第2光電子増倍管16に受光される。これにより、スリップ転位欠陥及びミスフィット転位欠陥を含む転位欠陥DFがあるか否かを判定することができる。 When the surface of an epitaxial wafer WF is scanned using the surface inspection device 1 of this embodiment, the reflected laser light from the mirror-like surface is received as is, but if there is any step such as a foreign matter or pits on the surface, the laser light becomes scattered light and is received by the first photomultiplier tube 15 and the second photomultiplier tube 16. This makes it possible to determine whether or not there are dislocation defects DF, including slip dislocation defects and misfit dislocation defects.

図1に戻り、ステップS1,S2の表面検査により線状欠陥がないと判定された場合には、ステップS5へ進み、スリップ転位欠陥及びミスフィット転移欠陥はないとする。これに対してステップS1,S2の表面検査により線状欠陥があると判定された場合には、ステップS3へ進み、ウェーハストレス測定によりエピタキシャルウェーハの残留応力を検査する。図3は、図1のステップS3の残留応力検査工程で用いられるウェーハストレス測定装置2の一例(SIRD(Scanning InfRed Depolarization)測定装置)を示す構成図である。 Returning to FIG. 1, if the surface inspection of steps S1 and S2 determines that there are no linear defects, the process proceeds to step S5, where it is determined that there are no slip dislocation defects or misfit dislocation defects. On the other hand, if the surface inspection of steps S1 and S2 determines that there are linear defects, the process proceeds to step S3, where the residual stress of the epitaxial wafer is inspected by wafer stress measurement. FIG. 3 is a configuration diagram showing an example of a wafer stress measurement device 2 (SIRD (Scanning InfRed Depolarization) measurement device) used in the residual stress inspection process of step S3 in FIG. 1.

本実施形態のウェーハストレス測定装置2は、赤外レーザー発振器21を備え、当該赤外レーザー発振器21から発信された赤外光は、レンズ22を通過して偏光子23に入射する。赤外光は、この偏光子23において直線偏光されたのち、検査対象であるエピタキシャルウェーハWFに対して略垂直に入射する。エピタキシャルウェーハWFに入射した赤外光は、エピタキシャルウェーハWに歪がある場合には、この歪に応じて円偏光されて減衰する。 The wafer stress measurement device 2 of this embodiment includes an infrared laser oscillator 21, and infrared light emitted from the infrared laser oscillator 21 passes through a lens 22 and enters a polarizer 23. The infrared light is linearly polarized by the polarizer 23 and then enters the epitaxial wafer WF to be inspected approximately perpendicularly. If the epitaxial wafer W is distorted, the infrared light that enters the epitaxial wafer WF is circularly polarized and attenuated in accordance with the distortion.

エピタキシャルウェーハWFを透過した赤外光は、対物レンズ24を通過して、偏光分離素子25に入射する。赤外光は、この偏光分離素子25において、直線偏光されている成分と、エピタキシャルウェーハWFの歪箇所において円偏光された成分とに分離される。分離された赤外光の成分は、それぞれ別のフォトダイオード26,27に入射する。 The infrared light transmitted through the epitaxial wafer WF passes through the objective lens 24 and enters the polarization separation element 25. The infrared light is separated by this polarization separation element 25 into a linearly polarized component and a circularly polarized component at the distorted portion of the epitaxial wafer WF. The separated infrared light components enter separate photodiodes 26 and 27.

各フォトダイオード26,27は、入射した赤外光の成分の強度を検出し、検出結果を処理部28に出力する。処理部28は、入力された強度に基づいて、直線偏光成分と、円偏光成分との差分を歪量として検出する。このような、歪量を検出する処理を、エピタキシャルウェーハWFを回転させ、また、赤外光の照射されるエピタキシャルウェーハWFの半径方向の位置を変更して行うことにより、エピタキシャルウェーハWF上の表面の各位置における歪量を検出する。このような検出処理において、検出された歪量の波形(歪波形)は、図5Aに示すような波形をしている。この歪波形には、エピタキシャルウェーハWFにおけるボロン、リン等のドーパント濃度に起因する歪成分や、エピタキシャルウェーハWFの全体的な反り等に起因する歪成分が含まれている。 Each photodiode 26, 27 detects the intensity of the incident infrared light component and outputs the detection result to the processing unit 28. Based on the input intensity, the processing unit 28 detects the difference between the linearly polarized component and the circularly polarized component as the amount of distortion. This process of detecting the amount of distortion is performed by rotating the epitaxial wafer WF and changing the radial position of the epitaxial wafer WF irradiated with infrared light, thereby detecting the amount of distortion at each position on the surface of the epitaxial wafer WF. In this detection process, the waveform of the detected amount of distortion (distortion waveform) has a waveform as shown in FIG. 5A. This distortion waveform includes distortion components caused by the dopant concentration of boron, phosphorus, etc. in the epitaxial wafer WF and distortion components caused by the overall warping of the epitaxial wafer WF.

そこで、処理部28は、歪波形から局所的な歪成分を抽出するために、ドーパント濃度や、ウェーハの全体的な反りによる歪成分に相当する長波長の歪成分を歪波形から除外するフィルタリング処理、すなわち浮動平均差分処理を行う。図5Aに示す歪波形に、浮動平均差分処理を行うと、図5Bに示すように長波長の成分が除外された歪波形が得られる。 Therefore, in order to extract localized distortion components from the distortion waveform, the processing unit 28 performs a filtering process, i.e., a floating average difference process, to remove long-wavelength distortion components corresponding to the dopant concentration and distortion components due to the overall warping of the wafer from the distortion waveform. When the floating average difference process is performed on the distortion waveform shown in Figure 5A, a distortion waveform from which the long-wavelength components have been removed is obtained, as shown in Figure 5B.

次いで、処理部28は、GBA法を用いて、歪波形に基づいて、相対歪量を求める。すなわち、処理部28は、ウェーハWの全面に所定のグリッドの格子を当てがい、所定の領域における全てのセルの数に対する所定の閾値を超えた歪が発生しているセルの数の割合を示す相対歪量を検出する。図5Cには、歪波形におけるグリッド位置を示しており、グリッド間がセルの歪を示している。 Next, the processing unit 28 uses the GBA method to find the relative strain amount based on the strain waveform. That is, the processing unit 28 applies a predetermined grid to the entire surface of the wafer W, and detects the relative strain amount that indicates the ratio of the number of cells in which strain exceeding a predetermined threshold occurs to the number of all cells in a predetermined area. Figure 5C shows the grid positions in the strain waveform, and the gaps between the grids indicate the cell strain.

ここで、グリッドとしては、直交座標系のグリッド(X-Yグリッド)や、極座標系のグリッド(R-Tグリッド)を用いることができる。本実施形態では、例えば、1mm×1mmのセルを構成するグリッドを用い、ウェーハWの最外周の例えば5mm幅の円環状の領域から最外周の0.5mm幅の円環状の領域を除いた領域を対象に相対歪量を検出している。 The grid may be a Cartesian coordinate grid (X-Y grid) or a polar coordinate grid (R-T grid). In this embodiment, for example, a grid consisting of 1 mm x 1 mm cells is used, and the relative distortion amount is detected for an area that is, for example, a 5 mm wide annular area on the outermost periphery of the wafer W excluding a 0.5 mm wide annular area on the outermost periphery.

このようなウェーハストレス測定装置2により、エピタキシャルウェーハWFの残留応力を示す相対歪量を求めることができる。図1に戻り、ステップS4においては、求められた残留応力が、予め設定された残留応力の閾値S以上か否かが判定される。この残留応力の閾値Sは、たとえば次のようにして予め求めることができる。すなわち、種々の製造条件で作製した転位欠陥を含むエピタキシャルウェーハを用い、これらの残留応力を測定したのち、X線測定装置にて断面を測定し、観察することで、それぞれの転位欠陥がスリップ転位欠陥であるか、ミスフィット転位欠陥であるかを識別し、この識別したエピタキシャルウェーハの識別境界となる残留応力値を閾値Sとする。 By using such a wafer stress measuring device 2, it is possible to obtain a relative strain amount indicating the residual stress of the epitaxial wafer WF. Returning to FIG. 1, in step S4, it is determined whether the obtained residual stress is equal to or greater than a preset residual stress threshold value S0 . This residual stress threshold value S0 can be obtained in advance, for example, as follows. That is, using epitaxial wafers containing dislocation defects manufactured under various manufacturing conditions, their residual stresses are measured, and then the cross sections are measured and observed with an X-ray measuring device to identify whether each dislocation defect is a slip dislocation defect or a misfit dislocation defect, and the residual stress value that is the identification boundary of this identified epitaxial wafer is set as the threshold value S0 .

上述したとおり、スリップ転位は、熱的又は物理的な応力が原因で発生するのに対し、ミスフィット転位は、応力とは無関係の結晶格子定数が原因で発生する。したがって、ステップS4にて、求められた残留応力が所定の閾値S以上の場合は、応力が原因で発生するスリップ転位欠陥であると判定し(ステップS6)、残留応力が所定の閾値S未満である場合は、応力とは無関係の結晶格子定数が原因で発生するスフィット転位欠陥であると判定する(ステップS7)。 As described above, slip dislocations are generated due to thermal or physical stress, whereas misfit dislocations are generated due to crystal lattice constants unrelated to stress. Therefore, in step S4, if the residual stress found is equal to or greater than a predetermined threshold value S0 , it is determined that the defect is a slip dislocation caused by stress (step S6), and if the residual stress is less than the predetermined threshold value S0 , it is determined that the defect is a misfit dislocation caused by a crystal lattice constant unrelated to stress (step S7).

以上のように、本実施形態のエピタキシャルウェーハの検査方法によれば、ウェーハの表面に転位欠陥と見られる線状の欠陥が観察された場合に、これがスリップ転位欠陥であるかミスフィット転位欠陥であるかを非破壊検査で識別することができるので、転位欠陥の発見からその対処までの時間を短縮することができる。その結果、エピタキシャルウェーハの製造工程の稼働率や製品歩留まりを高めることができる。 As described above, according to the epitaxial wafer inspection method of this embodiment, when a linear defect that appears to be a dislocation defect is observed on the surface of the wafer, it is possible to identify whether this is a slip dislocation defect or a misfit dislocation defect by non-destructive testing, thereby shortening the time from discovery of the dislocation defect to dealing with it. As a result, the operating rate and product yield of the epitaxial wafer manufacturing process can be improved.

《ウェーハストレスと転位の識別》
エピタキシャル成長炉のヒータ加熱条件の水準が異なる条件1~4にてエピタキシャルウェーハを製造し、転位の有無を検査したところ何れも線状の転位欠陥が観察された。そのため、ウェーハストレス測定装置2を用いてそれぞれのエピタキシャルウェーハの残留応力を測定した。この結果を表1に示す。なお、残留応力は、条件1の残留応力値を1として正規化した値である。
Identifying Wafer Stress and Dislocations
Epitaxial wafers were manufactured under conditions 1 to 4, which have different levels of heater heating conditions in the epitaxial growth furnace, and when the presence or absence of dislocations was inspected, linear dislocation defects were observed in all cases. Therefore, the residual stress of each epitaxial wafer was measured using wafer stress measurement device 2. The results are shown in Table 1. The residual stress is a normalized value with the residual stress value under condition 1 set to 1.

Figure 0007600659000001
Figure 0007600659000001

次に、不純物濃度を小さくしたシリコンウェーハを用い、上記条件1~4の各条件は変えずにエピタキシャルウェーハを製造した。これらエピタキシャルウェーハの転位の有無を観察するとともに、ウェーハストレス測定装置2を用いてそれぞれの残留応力を測定した。この結果を表2に示す。なお、残留応力は、条件1の残留応力値を1として正規化した値である。 Next, epitaxial wafers were manufactured using silicon wafers with reduced impurity concentrations, without changing the above conditions 1 to 4. The presence or absence of dislocations in these epitaxial wafers was observed, and the respective residual stresses were measured using wafer stress measurement device 2. The results are shown in Table 2. The residual stresses are normalized by setting the residual stress value under condition 1 to 1.

Figure 0007600659000002
Figure 0007600659000002

これら表1及び表2の結果から、以下のことが理解される。まず、条件1及び条件2のエピタキシャルウェーハで観察された表1の転位欠陥は、表2に示すように不純物濃度を調整することで観察されなくなったことから、ミスフィット転位欠陥であると判定できる。また、条件3及び条件4のエピタキシャルウェーハで観察された表1の転位欠陥は、表2に示すように不純物濃度を調整しても観察されたことから、スリップ転位欠陥であると判定できる。 The results in Tables 1 and 2 reveal the following. First, the dislocation defects in Table 1 observed in the epitaxial wafers under conditions 1 and 2 were no longer observed by adjusting the impurity concentration as shown in Table 2, and therefore can be determined to be misfit dislocation defects. In addition, the dislocation defects in Table 1 observed in the epitaxial wafers under conditions 3 and 4 were observed even when the impurity concentration was adjusted as shown in Table 2, and therefore can be determined to be slip dislocation defects.

そして、表1及び表2の残留応力に示されるように、スリップ転位欠陥であるとされる条件3及び条件4のエピタキシャルウェーハの残留応力は、ミスフィット転位欠陥であるとされる条件1及び条件2のエピタキシャルウェーハの残留応力に対して有意に大きいことが理解できる。したがって、図1のステップS4にて、求められた残留応力が所定の閾値S以上の場合は、応力が原因で発生するスリップ転位欠陥であると判定し(ステップS6)、残留応力が所定の閾値S未満である場合は、応力とは無関係の結晶格子定数が原因で発生するミスフィット転位欠陥であると判定する(ステップS7)ことは適切である。 As shown in the residual stresses in Tables 1 and 2, it can be understood that the residual stresses of the epitaxial wafers under Conditions 3 and 4, which are considered to be slip dislocation defects, are significantly larger than the residual stresses of the epitaxial wafers under Conditions 1 and 2, which are considered to be misfit dislocation defects. Therefore, in step S4 of Fig. 1, if the residual stress found is equal to or greater than a predetermined threshold value S0 , it is appropriate to determine that the defect is a slip dislocation defect caused by stress (step S6), and if the residual stress is less than the predetermined threshold value S0, it is appropriate to determine that the defect is a misfit dislocation defect caused by a crystal lattice constant unrelated to stress (step S7).

1…表面検査装置
11…可動テーブル
12…第1レーザー発振器
13…第2レーザー発振器
14…集光器
15…第1光電子増倍管
16…第2光電子増倍管
16a…レンズ
16b…ミラー
2…ウェーハストレス測定装置
21…赤外レーザー発振器
22…レンズ
23…偏光子
24…対物レンズ
25…偏光分離素子
26,27…フォトダイオード
28…処理部
WF…エピタキシャルウェーハ
DF…転位欠陥
Reference Signs List 1: Surface inspection device 11: Movable table 12: First laser oscillator 13: Second laser oscillator 14: Condenser 15: First photomultiplier tube 16: Second photomultiplier tube 16a: Lens 16b: Mirror 2: Wafer stress measurement device 21: Infrared laser oscillator 22: Lens 23: Polarizer 24: Objective lens 25: Polarization separation element 26, 27: Photodiode 28: Processing section WF: Epitaxial wafer DF: Dislocation defect

Claims (2)

エピタキシャルウェーハに、スリップ転位欠陥及びミスフィット転位欠陥を含む転位欠陥がある場合に、前記エピタキシャルウェーハに赤外光を照射し、光弾性効果により生じた偏光状態変化を解析し、応力を受けた部分の歪を測定するウェーハストレス測定により前記エピタキシャルウェーハの残留応力を求め、
前記残留応力が所定値以上の場合は、前記スリップ転位欠陥であると判定し、前記残留応力が前記所定値未満である場合は、前記ミスフィット転位欠陥であると判定するエピタキシャルウェーハの検査方法。
When the epitaxial wafer has dislocation defects including slip dislocation defects and misfit dislocation defects, the epitaxial wafer is irradiated with infrared light, a change in polarization state caused by a photoelastic effect is analyzed, and a residual stress in the epitaxial wafer is obtained by a wafer stress measurement that measures the distortion of a portion subjected to stress ;
An epitaxial wafer inspection method, comprising: determining that the defect is a slip dislocation defect when the residual stress is equal to or greater than a predetermined value; and determining that the defect is a misfit dislocation defect when the residual stress is less than the predetermined value.
前記エピタキシャルウェーハの検査面に検査光を照射し、その散乱光に基づいて、スリップ転位欠陥及びミスフィット転位欠陥を含む転位欠陥の有無を判定する請求項1に記載のエピタキシャルウェーハの検査方法。 The epitaxial wafer inspection method according to claim 1, in which an inspection light is irradiated onto the inspection surface of the epitaxial wafer, and the presence or absence of dislocation defects, including slip dislocation defects and misfit dislocation defects, is determined based on the scattered light.
JP2020205733A 2020-12-11 2020-12-11 Epitaxial wafer defect inspection method Active JP7600659B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2020205733A JP7600659B2 (en) 2020-12-11 2020-12-11 Epitaxial wafer defect inspection method
CN202111507360.7A CN114624251B (en) 2020-12-11 2021-12-10 Defect inspection method for epitaxial wafer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2020205733A JP7600659B2 (en) 2020-12-11 2020-12-11 Epitaxial wafer defect inspection method

Publications (2)

Publication Number Publication Date
JP2022092809A JP2022092809A (en) 2022-06-23
JP7600659B2 true JP7600659B2 (en) 2024-12-17

Family

ID=81897649

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2020205733A Active JP7600659B2 (en) 2020-12-11 2020-12-11 Epitaxial wafer defect inspection method

Country Status (2)

Country Link
JP (1) JP7600659B2 (en)
CN (1) CN114624251B (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040021097A1 (en) 2002-07-30 2004-02-05 Seh America, Inc. Method for isolation of wafer support-related crystal defects
JP2004101235A (en) 2002-09-05 2004-04-02 Osaka Industrial Promotion Organization Apparatus and method for measuring semiconductor strain, apparatus and method for measuring semiconductor strain distribution, and semiconductor manufacturing apparatus and method
JP2007214491A (en) 2006-02-13 2007-08-23 Fujitsu Ltd Semiconductor substrate defect detection method and semiconductor substrate defect detection apparatus
WO2010146853A1 (en) 2009-06-18 2010-12-23 株式会社Sumco Silicon monocrystal and production method for same
JP2010287754A (en) 2009-06-12 2010-12-24 Shin Etsu Handotai Co Ltd Method and apparatus for control of heater output at heat treatment furnace, and resistance heating type heat treatment furnace
JP2012074719A (en) 2008-05-09 2012-04-12 Siltronic Ag Method for manufacturing epitaxially coated silicon wafer
WO2017078127A1 (en) 2015-11-05 2017-05-11 有限会社ビジョンサイテック Method comprising evaluating substrate by using polarized parallel light

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3097939B2 (en) * 1992-10-26 2000-10-10 日本電信電話株式会社 Surface emitting semiconductor laser
JPH088184A (en) * 1994-06-21 1996-01-12 Hikari Gijutsu Kenkyu Kaihatsu Kk Manufacture of semiconductor element
JPH10189677A (en) * 1996-12-27 1998-07-21 Komatsu Electron Metals Co Ltd Evaluation method for silicon wafer
JP4715528B2 (en) * 2005-01-31 2011-07-06 日立電線株式会社 Semi-insulating GaAs wafer for electronic devices and manufacturing method thereof
DE102010026351B4 (en) * 2010-07-07 2012-04-26 Siltronic Ag Method and apparatus for inspecting a semiconductor wafer
JP5585438B2 (en) * 2010-12-27 2014-09-10 株式会社Sumco Wafer defect detection method
CN102148139B (en) * 2010-12-31 2012-06-13 东莞市中镓半导体科技有限公司 Method for eliminating residual stress of GaN epitaxial wafer by improved laser quasi-stripping
CN105762064B (en) * 2016-02-06 2020-08-21 上海新傲科技股份有限公司 Method for real-time patterning of nitride growth silicon substrate

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040021097A1 (en) 2002-07-30 2004-02-05 Seh America, Inc. Method for isolation of wafer support-related crystal defects
JP2004101235A (en) 2002-09-05 2004-04-02 Osaka Industrial Promotion Organization Apparatus and method for measuring semiconductor strain, apparatus and method for measuring semiconductor strain distribution, and semiconductor manufacturing apparatus and method
JP2007214491A (en) 2006-02-13 2007-08-23 Fujitsu Ltd Semiconductor substrate defect detection method and semiconductor substrate defect detection apparatus
JP2012074719A (en) 2008-05-09 2012-04-12 Siltronic Ag Method for manufacturing epitaxially coated silicon wafer
JP2010287754A (en) 2009-06-12 2010-12-24 Shin Etsu Handotai Co Ltd Method and apparatus for control of heater output at heat treatment furnace, and resistance heating type heat treatment furnace
WO2010146853A1 (en) 2009-06-18 2010-12-23 株式会社Sumco Silicon monocrystal and production method for same
WO2017078127A1 (en) 2015-11-05 2017-05-11 有限会社ビジョンサイテック Method comprising evaluating substrate by using polarized parallel light

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
材料,2002年09月15日,第51巻 第9号,第966~970頁
村田学術振興財団年報,2019年06月,第33号,第270~272頁

Also Published As

Publication number Publication date
CN114624251A (en) 2022-06-14
CN114624251B (en) 2025-08-22
JP2022092809A (en) 2022-06-23

Similar Documents

Publication Publication Date Title
US20040021097A1 (en) Method for isolation of wafer support-related crystal defects
US10718722B2 (en) Method of inspecting back surface of epitaxial wafer, epitaxial wafer back surface inspection apparatus, method of managing lift pin of epitaxial growth apparatus, and method of producing epitaxial wafer
CN107615469B (en) Evaluation Methods of Semiconductor Wafers
KR102297269B1 (en) Silicon wafer evaluation method, silicon wafer manufacturing process evaluation method, silicon wafer manufacturing method and silicon wafer
TW201528397A (en) Metrology optimized inspection
KR102385259B1 (en) Silicon Wafer Evaluation Method
JPH06295945A (en) Method and device for evaluating semiconductor manufacturing process
TW462100B (en) Wafer surface inspection method
JP7600659B2 (en) Epitaxial wafer defect inspection method
JP6809422B2 (en) Evaluation method for semiconductor wafers
JPH09167789A (en) Evaluation method of semiconductor substrate
US5535005A (en) Method and system for inspecting polished surface texture
EP2261644B1 (en) Method for judging whether a semiconductor wafer is a non-defective wafer by using a laser scattering method
WO2021246101A1 (en) Evaluation method, evaluation system, and manufacturing method for silicon wafer
JP2006040961A (en) Inspecting method, manufacturing method and managing method of semiconductor wafer
JP5463884B2 (en) Crystal defect evaluation method of semiconductor single crystal substrate
JP7143828B2 (en) Slip detection method for silicon single crystal wafer
CN117368220A (en) Non-destructive testing method of stress defects in single crystal silicon
US6605482B2 (en) Process for monitoring the thickness of layers in a microelectronic device
McGuire et al. Automated mapping of micropipes in SiC wafers using polarized-light microscope
TW202540646A (en) Defect Evaluation Method for Semiconductor Silicon Wafers
JP6520782B2 (en) Evaluation method and manufacturing method of epitaxial wafer
CN121925097A (en) Wafer detection method, system and medium
Higgs et al. Non-destructive optical methods for assessing defects in production of Si or SiGe materials
Taylor et al. Applications for automated wafer backside inspection

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20221215

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20230929

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20231024

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20231201

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20240220

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20240618

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20241105

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20241118

R150 Certificate of patent or registration of utility model

Ref document number: 7600659

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150