Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP7703683B2 - Method for manufacturing deposition mask and method for manufacturing display device - Google Patents
[go: Go Back, main page]

JP7703683B2 - Method for manufacturing deposition mask and method for manufacturing display device - Google Patents

Method for manufacturing deposition mask and method for manufacturing display device Download PDF

Info

Publication number
JP7703683B2
JP7703683B2 JP2023562617A JP2023562617A JP7703683B2 JP 7703683 B2 JP7703683 B2 JP 7703683B2 JP 2023562617 A JP2023562617 A JP 2023562617A JP 2023562617 A JP2023562617 A JP 2023562617A JP 7703683 B2 JP7703683 B2 JP 7703683B2
Authority
JP
Japan
Prior art keywords
substrate
mask
producing
deposition mask
deposition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2023562617A
Other languages
Japanese (ja)
Other versions
JPWO2024100856A5 (en
JPWO2024100856A1 (en
Inventor
保志 安松
清彦 船戸
周一 横山
輝茂 竹山
典史 塚本
伊織 岸
哲也 大石
寿光 河野
秀隆 生長
尚己 田村
知博 吉川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Anelva Corp
Original Assignee
Canon Anelva Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Anelva Corp filed Critical Canon Anelva Corp
Publication of JPWO2024100856A1 publication Critical patent/JPWO2024100856A1/ja
Publication of JPWO2024100856A5 publication Critical patent/JPWO2024100856A5/en
Application granted granted Critical
Publication of JP7703683B2 publication Critical patent/JP7703683B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/04Coating on selected surface areas, e.g. using masks
    • C23C14/042Coating on selected surface areas, e.g. using masks using masks
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/04Coating on selected surface areas, e.g. using masks
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/22Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
    • C23C14/24Vacuum evaporation
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/22Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
    • C23C14/34Sputtering
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/04Coating on selected surface areas, e.g. using masks
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/0015Production of aperture devices, microporous systems or stamps
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K50/00Organic light-emitting devices
    • H10K50/10OLEDs or polymer light-emitting diodes [PLED]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K71/00Manufacture or treatment specially adapted for the organic devices covered by this subclass
    • H10K71/10Deposition of organic active material
    • H10K71/16Deposition of organic active material using physical vapour deposition [PVD], e.g. vacuum deposition or sputtering
    • H10K71/166Deposition of organic active material using physical vapour deposition [PVD], e.g. vacuum deposition or sputtering using selective deposition, e.g. using a mask

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • General Chemical & Material Sciences (AREA)
  • Physical Vapour Deposition (AREA)

Description

本発明は、蒸着マスク製造方法ならびに表示デバイスの製造方法に関する。 The present invention relates to a method for manufacturing a deposition mask and a method for manufacturing a display device.

特許文献1には、複数の開口を有する枠体と、複数の開口にそれぞれ配置された複数のマスク本体とを有する蒸着マスクが開示されている。ここで、個々の開口には、金属層を介して1つのマスク本体が接合される。このような構成では、複数の開口のそれぞれに対してマスク本体を位置決めする必要があり、複数のマスク本体の間に位置決め誤差が生じうる。 Patent Document 1 discloses a deposition mask having a frame body with multiple openings and multiple mask bodies arranged in the multiple openings. Here, one mask body is bonded to each opening via a metal layer. In such a configuration, it is necessary to position the mask body with respect to each of the multiple openings, and positioning errors may occur between the multiple mask bodies.

特許第4369199号公報Patent No. 4369199

本発明は、蒸着マスクにおける複数のパターン領域の相互の位置精度を向上するために有利な技術を提供する。 The present invention provides an advantageous technique for improving the relative positional accuracy of multiple pattern areas in a deposition mask.

本発明の第1の側面は、蒸着マスクの製造方法に係り、前記蒸着マスクの製造方法は、マスク基板に複数のパターン領域が形成されるように前記マスク基板をパターニングするパターニング工程と、前記パターニング工程の後に、前記マスク基板と支持基板とを接合して積層体を形成する接合工程と、前記接合工程の後に、前記積層体における前記複数のパターン領域相互に分離する分離溝が形成されるように前記マスク基板を加工する加工工程と、を含む。 A first aspect of the present invention relates to a method for manufacturing a deposition mask, the method for manufacturing the deposition mask including: a patterning step of patterning a mask substrate so that a plurality of pattern regions are formed on the mask substrate; a bonding step of bonding the mask substrate and a support substrate to form a laminate after the patterning step ; and a processing step of processing the mask substrate so that separation grooves are formed to separate the plurality of pattern regions from each other in the laminate after the bonding step.

本発明の第2の側面は、表示デバイスの製造方法に係り、前記表示デバイスの製造方法は、前記蒸着マスクの製造方法によって製造される蒸着マスクを使って基板に蒸着を行う蒸着工程と、前記蒸着工程を経た前記基板を処理して表示デバイスを得る処理工程と、を含む。A second aspect of the present invention relates to a method for manufacturing a display device, the method for manufacturing the display device including a deposition step of performing deposition on a substrate using a deposition mask manufactured by the deposition mask manufacturing method, and a processing step of processing the substrate that has undergone the deposition step to obtain a display device.

本明細書に開示された発明の1つの側面は、蒸着マスクに係り、前記蒸着マスクは、複数の第1開口および複数の第2開口を有する支持基板と、前記支持基板によって支持された複数のマスクと、前記支持基板によって支持された複数の部材と、を備え、各マスクは、前記複数の第1開口のいずれかを通して露出するパターン領域を含み、各部材は、前記複数の第2開口のいずれかを通して露出するアライメントマークを含む。 One aspect of the invention disclosed in this specification relates to a deposition mask comprising a support substrate having a plurality of first openings and a plurality of second openings, a plurality of masks supported by the support substrate, and a plurality of members supported by the support substrate, each mask including a pattern area exposed through any one of the plurality of first openings, and each member including an alignment mark exposed through any one of the plurality of second openings.

実施形態の蒸着マスクの製造方法を例示的に説明するための図。5A to 5C are diagrams for exemplarily explaining a method for manufacturing a deposition mask according to an embodiment. 実施形態の蒸着マスクの製造方法を例示的に説明するための図。5A to 5C are diagrams for exemplarily explaining a method for manufacturing a deposition mask according to an embodiment. 実施形態の蒸着マスクの製造方法を例示的に説明するための図。5A to 5C are diagrams for exemplarily explaining a method for manufacturing a deposition mask according to an embodiment. 実施形態の蒸着マスクの製造方法を例示的に説明するための図。5A to 5C are diagrams for exemplarily explaining a method for manufacturing a deposition mask according to an embodiment. 実施形態の蒸着マスクの製造方法を例示的に説明するための図。5A to 5C are diagrams for exemplarily explaining a method for manufacturing a deposition mask according to an embodiment. 実施形態の蒸着マスクの製造方法を例示的に説明するための図。5A to 5C are diagrams for exemplarily explaining a method for manufacturing a deposition mask according to an embodiment. 実施形態の蒸着マスクの製造方法を例示的に説明するための図。5A to 5C are diagrams for exemplarily explaining a method for manufacturing a deposition mask according to an embodiment. 実施形態の蒸着マスクの製造方法を例示的に説明するための図。5A to 5C are diagrams for exemplarily explaining a method for manufacturing a deposition mask according to an embodiment. 実施形態の蒸着マスクを支持基板側から見た模式的な平面図。FIG. 2 is a schematic plan view of the deposition mask according to the embodiment, as viewed from the supporting substrate side. 実施形態の蒸着マスクをパターン領域側から見た模式的な平面図。FIG. 2 is a schematic plan view of the deposition mask according to the embodiment, as viewed from the pattern region side. 実施形態の蒸着マスクおよびそれによって定義される格子を模式的に示す平面図。FIG. 2 is a plan view illustrating a deposition mask according to an embodiment and a grating defined by the deposition mask.

以下、添付図面を参照して実施形態を詳しく説明する。なお、以下の実施形態は特許請求の範囲に係る発明を限定するものではない。実施形態には複数の特徴が記載されているが、これらの複数の特徴の全てが発明に必須のものとは限らず、また、複数の特徴は任意に組み合わせられてもよい。さらに、添付図面においては、同一若しくは同様の構成に同一の参照番号を付し、重複した説明は省略する。 The embodiments are described in detail below with reference to the attached drawings. Note that the following embodiments do not limit the invention according to the claims. Although the embodiments describe multiple features, not all of these multiple features are necessarily essential to the invention, and multiple features may be combined in any manner. Furthermore, in the attached drawings, the same reference numbers are used for the same or similar configurations, and duplicate explanations are omitted.

以下、図1A~図1Hを参照しながら実施形態の蒸着マスクの製造方法を例示的に説明する。なお、図1A~図1Hは、説明される構造体の模式的な断面図である。まず、図1A~図1Dを参照しながらパターニング工程を説明する。パターニング工程では、マスク基板110に複数のパターン領域が定義あるいは形成されるようにマスク基板110がパターニングされうる。図1Aには、塗布工程が模式的に示されていて、塗布工程では、マスク基板110の上にフォトレジストが塗布され、これによってフォトレジスト膜RFが形成されうる。マスク基板110は、例えば、シリコン基板またはガラス基板でありうる。 Below, an exemplary method for manufacturing a deposition mask according to an embodiment will be described with reference to FIGS. 1A to 1H. FIGS. 1A to 1H are schematic cross-sectional views of the structure to be described. First, a patterning process will be described with reference to FIGS. 1A to 1D. In the patterning process, the mask substrate 110 may be patterned so that a plurality of pattern regions are defined or formed on the mask substrate 110. FIG. 1A illustrates a coating process, in which a photoresist is coated on the mask substrate 110, thereby forming a photoresist film RF. The mask substrate 110 may be, for example, a silicon substrate or a glass substrate.

図1Bには、塗布工程の後に実施されうる転写工程および現像工程が模式的に示されている。転写工程では、ステッパ又はスキャナ等の露光装置を使って、フォトレジスト膜RFの複数のパターン形成領域PFRに対して順次に原版のパターンが転写されうる。また、転写工程では、その露光装置において、フォトレジスト膜RFの複数のアライメントマーク領域AAにアライメントマークも転写されうる。アライメントマークは、原版のパターンと同時に転写されてもよい。転写工程では、フォトレジスト膜RFが形成されたマスク基板110がロードされた基板ステージが露光装置の座標系の下で駆動されながら複数のパターン形成領域PFRに順次に原版のパターンが転写されうる。また、転写工程では、基板ステージが露光装置の座標系の下で駆動されながら複数のアライメントマーク領域AAに複数のアライメントマークも転写されうる。したがって、複数のパターン形成領域PFRのそれぞれに対して、露光装置の基板ステージの位置決め精度に従って原版のパターンが転写され、また、複数のアライメントマーク領域AAのそれぞれに対して、露光装置の基板ステージの位置決め精度に従ってアライメントマークが転写されうる。よって、複数のパターン形成領域PFRのそれぞれに転写された複数のパターンおよび複数のアライメントマーク領域AAのそれぞれに転写されたアライメントマークの相互の位置精度は、基板ステージの位置決め精度に従った高いものとなる。現像工程では、転写工程を経たフォトレジスト膜RFを現像することによってレジストパターンRPが形成されうる。 FIG. 1B shows a schematic diagram of a transfer process and a development process that may be performed after the coating process. In the transfer process, the pattern of the original may be transferred sequentially to a plurality of pattern formation regions PFR of the photoresist film RF using an exposure device such as a stepper or a scanner. In the transfer process, the alignment mark may also be transferred to a plurality of alignment mark regions AA of the photoresist film RF in the exposure device. The alignment mark may be transferred simultaneously with the pattern of the original. In the transfer process, the pattern of the original may be transferred sequentially to a plurality of pattern formation regions PFR while the substrate stage on which the mask substrate 110 on which the photoresist film RF is formed is driven under the coordinate system of the exposure device. In the transfer process, a plurality of alignment marks may also be transferred to a plurality of alignment mark regions AA while the substrate stage is driven under the coordinate system of the exposure device. Therefore, the pattern of the original can be transferred to each of the plurality of pattern formation regions PFR according to the positioning accuracy of the substrate stage of the exposure apparatus, and the alignment mark can be transferred to each of the plurality of alignment mark regions AA according to the positioning accuracy of the substrate stage of the exposure apparatus. Therefore, the mutual positional accuracy of the plurality of patterns transferred to each of the plurality of pattern formation regions PFR and the alignment mark transferred to each of the plurality of alignment mark regions AA is high according to the positioning accuracy of the substrate stage. In the development process, the photoresist film RF that has been subjected to the transfer process can be developed to form a resist pattern RP.

図1Cには、現像工程の後に実施されうるエッチング工程が模式的に示されている。エッチング工程では、レジストパターンRPの開口部を通してマスク基板110をエッチングすることによって、複数の溝13をそれぞれ含む複数のパターン領域PR、および、複数のアライメントマーク12が形成されうる。複数のパターン領域PRおよび複数のアライメントマーク12は、レジストパターンRPが転写されたものであるので、複数のパターン領域PRおよび複数のアライメントマーク12の相互の位置精度は、露光装置の基板ステージの位置決め精度に従った高いものとなる。エッチング工程では、マスク基板110に貫通孔が形成されないようにマスク基板110に複数の溝13が形成されうる。この場合、後述の薄化工程が実施される。ただし、エッチング工程では、マスク基板110に貫通孔が形成されるようにマスク基板110に複数の溝13が形成されてもよい。 FIG. 1C shows a schematic diagram of an etching process that may be performed after the development process. In the etching process, a plurality of pattern regions PR each including a plurality of grooves 13 and a plurality of alignment marks 12 may be formed by etching the mask substrate 110 through the openings of the resist pattern RP. Since the plurality of pattern regions PR and the plurality of alignment marks 12 are formed by transferring the resist pattern RP, the mutual positional accuracy of the plurality of pattern regions PR and the plurality of alignment marks 12 is high according to the positioning accuracy of the substrate stage of the exposure apparatus. In the etching process, a plurality of grooves 13 may be formed in the mask substrate 110 so that no through holes are formed in the mask substrate 110. In this case, the thinning process described later is performed. However, in the etching process, a plurality of grooves 13 may be formed in the mask substrate 110 so that a through hole is formed in the mask substrate 110.

図1Dには、エッチング工程の後に実施されうるレジスト剥離工程が模式的に示されている。レジスト剥離工程では、レジスト膜RFが剥離されうる。 Figure 1D shows a schematic diagram of a resist stripping process that may be performed after the etching process. In the resist stripping process, the resist film RF may be stripped.

図1E、図1Fには、接合工程が模式的に示されている。接合工程は、パターニング工程の後に実施されうる。前述の複数のパターン領域PRの形成のためのパターニングは、マスク基板110の第1面S1に対して実施され、接合工程では、マスク基板110の第1面S1の側に支持基板120が接合されうる。接合工程では、パターニング工程を経たマスク基板110と、別途用意された支持基板120とが接合され、積層体STが形成されうる。ここで、マスク基板110と支持基板120との接合の強度を向上させるために、接合工程の前に、マスク基板110、支持基板120にそれぞれ金属膜131、132が形成され、接合工程において、金属膜131と金属膜132とが接合されてもよい。接合工程では、マスク基板110と支持基板120とが、例えば、原子拡散接合によって接合されうる。接合工程では、マスク基板110に形成されたアライメントマーク12を用いてマスク基板110と支持基板120とが位置合わせされうる。1E and 1F are schematic diagrams showing the bonding process. The bonding process may be performed after the patterning process. The patterning for forming the above-mentioned multiple pattern regions PR is performed on the first surface S1 of the mask substrate 110, and in the bonding process, the support substrate 120 may be bonded to the first surface S1 side of the mask substrate 110. In the bonding process, the mask substrate 110 that has undergone the patterning process and the separately prepared support substrate 120 may be bonded to form a stacked body ST. Here, in order to improve the strength of the bond between the mask substrate 110 and the support substrate 120, metal films 131 and 132 may be formed on the mask substrate 110 and the support substrate 120, respectively, before the bonding process, and the metal film 131 and the metal film 132 may be bonded to each other in the bonding process. In the bonding process, the mask substrate 110 and the support substrate 120 may be bonded to each other by, for example, atomic diffusion bonding. In the bonding process, the mask substrate 110 and the support substrate 120 can be aligned using the alignment marks 12 formed on the mask substrate 110 .

支持基板120は、十分に低い線膨張係数を有することが好ましい。支持基板120の線膨張係数は、例えば、マスク基板110の線膨張係数より小さい。支持基板120の線膨張係数は、例えば、ニッケルおよびコバルトを含む合金で構成され、線膨張係数は、例えば、0.5x10-6(/℃)以下である。支持基板120は、例えば、インバーで構成されうる。支持基板120は、非結晶質のシリコンと、チタンまたは結晶質のシリコンとを含むセラミクス複合材で構成されてよく、線膨張係数が0.5x10-6(/℃)以下でありうる。 The support substrate 120 preferably has a sufficiently low linear expansion coefficient. The linear expansion coefficient of the support substrate 120 is, for example, smaller than the linear expansion coefficient of the mask substrate 110. The support substrate 120 is, for example, made of an alloy containing nickel and cobalt, and has a linear expansion coefficient of, for example, 0.5×10 −6 (/° C.) or less. The support substrate 120 may be, for example, made of Invar. The support substrate 120 may be made of a ceramic composite material containing amorphous silicon and titanium or crystalline silicon, and has a linear expansion coefficient of, for example, 0.5×10 −6 (/° C.) or less.

一例において、支持基板120は、例えば、32Ni-5Co合金で構成されうる。この場合、線膨張係数は0.2x10-6(/℃)であり、蒸着マスクの温度上昇が30℃のとき、100mm当たりの膨張量は、0.2x10-6(/℃)×30(℃)×100(mm)=0.0006mm=0.6μmとなる。つまり、画素サイズが10μm以下のOLEDパネルの製造においても十分な位置精度で蒸着を行うことができる。 In one example, the support substrate 120 may be made of, for example, a 32Ni-5Co alloy. In this case, the linear expansion coefficient is 0.2×10 −6 (/° C.), and when the temperature rise of the deposition mask is 30° C., the amount of expansion per 100 mm is 0.2× 10 −6 (/° C.)×30 (° C.)×100 (mm)=0.0006 mm=0.6 μm. In other words, deposition can be performed with sufficient positional accuracy even in the manufacture of OLED panels with pixel sizes of 10 μm or less.

支持基板120は、積層体STにおいて複数のパターン領域PRをそれぞれ露出させるための複数の第1開口OP1と、複数のアライメントマーク12を観察するための複数の第2開口OP2とを有しうる。複数のパターン領域PRは、複数の第1開口OP1を通して露出し、複数のアライメントマーク12は、複数の第2開口OP2を通して露出しうる。The support substrate 120 may have a plurality of first openings OP1 for exposing the plurality of pattern regions PR in the laminate ST, and a plurality of second openings OP2 for observing the plurality of alignment marks 12. The plurality of pattern regions PR may be exposed through the plurality of first openings OP1, and the plurality of alignment marks 12 may be exposed through the plurality of second openings OP2.

接合工程は、加熱または冷却を伴うことなく実施される。他の観点において、接合工程は、7℃以上かつ39℃以下の温度範囲内において実施されうる。このような条件は、接合工程の後における積層体STあるいは蒸着マスクの反りを許容範囲に収めるために有利である。The bonding process is carried out without heating or cooling. In another aspect, the bonding process may be carried out within a temperature range of 7°C or more and 39°C or less. Such conditions are advantageous for keeping the warping of the laminate ST or deposition mask after the bonding process within an acceptable range.

図1Gには、薄化工程が模式的に示されている。薄化工程は、接合工程と後述の加工工程との間において実施されうる。薄化工程では、複数の溝13が複数の貫通孔に変化するようにマスク基板110が薄化されうる。薄化工程では、例えば、マスク基板110の第2面S2(第1面S1の反対側の面)を研削あるいはエッチング等することによってマスク基板110が薄化されうる。 Figure 1G shows a schematic diagram of the thinning process. The thinning process can be performed between the bonding process and the processing process described below. In the thinning process, the mask substrate 110 can be thinned so that the multiple grooves 13 are changed into multiple through holes. In the thinning process, the mask substrate 110 can be thinned, for example, by grinding or etching the second surface S2 (the surface opposite to the first surface S1) of the mask substrate 110.

図1Hには、加工工程が模式的に示されている。加工工程では、積層体STにおける複数のパターン領域PR(マスク)、および、各々アライメントマーク12を含む複数の部材16が相互に分離されるようにマスク基板110が加工されうる。より具体的には、加工工程では、複数のパターン領域PR(マスク)および複数の部材16が相互に分離されるように、複数のパターン領域PRおよび複数の部材16の相互の間に分離溝15が形成されうる。これにより、蒸着マスクMが完成する。分離溝15は、温度変化による複数のパターン領域PRの変形の影響を支持基板120に与えにくくし、また、温度変化による支持基板120の変形の影響を複数のパターン領域PRに与えにくくする。分離工程の後において、互いに分離された複数のパターン領域PRは、支持基板120によって支持される。分離溝15の幅(分離溝15が隣り合うパターン領域PRの間の領域を該パターン領域PRのエッジに沿って延びる方向に直交する方向の幅)は、複数の溝13の幅(前記方向の幅)よりも大きいことが好ましい。 FIG. 1H shows a schematic diagram of the processing step. In the processing step, the mask substrate 110 can be processed so that the plurality of pattern regions PR (masks) in the laminate ST and the plurality of members 16 each including an alignment mark 12 are separated from each other. More specifically, in the processing step, a separation groove 15 can be formed between the plurality of pattern regions PR (masks) and the plurality of members 16 so that the plurality of pattern regions PR and the plurality of members 16 are separated from each other. This completes the deposition mask M. The separation groove 15 makes it difficult for the support substrate 120 to be affected by the deformation of the plurality of pattern regions PR due to temperature change, and also makes it difficult for the deformation of the support substrate 120 due to temperature change to be affected by the plurality of pattern regions PR. After the separation step, the plurality of pattern regions PR separated from each other are supported by the support substrate 120. It is preferable that the width of the separation groove 15 (the width in a direction perpendicular to the direction in which the separation groove 15 extends along the edge of the pattern region PR between adjacent pattern regions PR) is larger than the width of the multiple grooves 13 (the width in the same direction).

以上のようにして接続されうる蒸着マスクMは、表示デバイスの製造に好適である。そのような表示デバイスの製造方法は、蒸着マスクMを使って基板に蒸着を行う蒸着工程と、該蒸着工程を経た基板を処理して表示デバイスを得る処理工程と、を含みうる。蒸着工程では、例えば、有機EL発光材料が蒸着マスクの複数の貫通孔を通して基板に蒸着されうる。The deposition mask M that can be connected in the above manner is suitable for manufacturing a display device. A method for manufacturing such a display device can include a deposition process in which deposition is performed on a substrate using the deposition mask M, and a processing process in which the substrate that has undergone the deposition process is processed to obtain a display device. In the deposition process, for example, an organic electroluminescent material can be deposited on the substrate through a plurality of through-holes in the deposition mask.

一例において、薄化工程前におけるマスク基板110の厚さは、775μmであり、薄化工程後におけるマスク基板110の厚さは、30μmである。この場合、パターニング工程では、例えば、薄化工程後におけるマスク基板110の厚さの10%増しの深さ(つまり、30μm×(100+10)/100=33μm)の深さを有するように複数の溝13が形成されうる。In one example, the thickness of the mask substrate 110 before the thinning process is 775 μm, and the thickness of the mask substrate 110 after the thinning process is 30 μm. In this case, in the patterning process, the multiple grooves 13 can be formed to have a depth that is, for example, 10% greater than the thickness of the mask substrate 110 after the thinning process (i.e., 30 μm × (100 + 10) / 100 = 33 μm).

一例において、接合工程の実施前に、到達真空圧力が1x10-4Pa以下の真空容器内でスパッタリング法または蒸着法により、マスク基板110、支持基板120にチタン等の金属膜131、132が形成されうる。金属膜131、132の厚さは、例えば、0.3~5nmの範囲内でありうる。 In one example, before the bonding process is performed, metal films 131, 132 such as titanium may be formed on the mask substrate 110 and the support substrate 120 by sputtering or deposition in a vacuum chamber having an ultimate vacuum pressure of 1×10 −4 Pa or less. The thickness of the metal films 131, 132 may be within a range of, for example, 0.3 to 5 nm.

マスク基板110および支持基板120は、典型的には、互いに異なる材料で構成される。一例において、マスク基板110はシリコンで構成され、支持基板120は32Ni-5Coの合金で構成される。この場合、マスク基板110の線膨張係数が2.6x10-6(/℃)であり、支持基板120の線膨張係数が0.2x10-6(/℃)である。また、一例において、加工工程後のパターン領域PRのサイズは、25.4mmx25.4mmでありうる。この例では、温度上昇1℃あたりのマスク基板110と支持基板120との間の膨張量の差は、(2.6x10-6-0.2x10-6)×1×25.4=0.00006096mm=0.061μmである。画素サイズが10μm以下のOLEDパネルの製造に用いる蒸着マスクとしては、膨張量の差をその画素サイズの10%である1μm以下に留めることが望ましい。この例の場合、10x10-3×0.1÷(0.061x10-3)=16.4℃の温度差に留めることが望ましい。よって、一般的なクリーンルーム内の設定温度を23℃とすると、23±16.4℃、つまり7~39℃が接合工程に適した温度である。接合工程における温度と接合工程の後の温度との差が大きいほど、接合工程の後における積層体STあるいは蒸着マスクMの反り量が大きくなり、パターン領域PRとウェハとの距離を一定に維持すること、または、両者を接触させることができなくなる。よって、接合工程は、7~39℃の範囲内で実施されることが好ましい。 The mask substrate 110 and the support substrate 120 are typically made of different materials. In one example, the mask substrate 110 is made of silicon, and the support substrate 120 is made of an alloy of 32Ni-5Co. In this case, the linear expansion coefficient of the mask substrate 110 is 2.6×10 −6 (/°C), and the linear expansion coefficient of the support substrate 120 is 0.2×10 −6 (/°C). In one example, the size of the pattern region PR after the processing step may be 25.4 mm×25.4 mm. In this example, the difference in the amount of expansion between the mask substrate 110 and the support substrate 120 per 1°C of temperature increase is (2.6× 10 −6 −0.2×10 −6 )×1×25.4=0.00006096 mm=0.061 μm. For a deposition mask used in manufacturing an OLED panel with a pixel size of 10 μm or less, it is desirable to keep the difference in the amount of expansion to 1 μm or less, which is 10% of the pixel size. In this example, it is desirable to keep the temperature difference to 10×10 −3 ×0.1÷(0.061× 10 −3 )=16.4°C. Therefore, if the set temperature in a general clean room is 23°C, 23±16.4°C, that is, 7 to 39°C, is a temperature suitable for the bonding process. The greater the difference between the temperature in the bonding process and the temperature after the bonding process, the greater the amount of warping of the laminate ST or deposition mask M after the bonding process, and it becomes impossible to maintain a constant distance between the pattern region PR and the wafer, or to bring them into contact with each other. Therefore, it is preferable to carry out the bonding process within a range of 7 to 39°C.

図2には、上記の製造方法によって製造される蒸着マスクMを支持基板120側から見た模式的な平面図が示されている。図3には、蒸着マスクMをパターン領域PR側から見た模式的な平面図が示されている。蒸着マスクMは、複数の第1開口OP1および複数の第2開口OP2を有する支持基板120と、支持基板120によって支持された複数のパターン領域PR(マスク)と、支持基板によって支持された複数の部材16と、を備えうる。各パターン領域PR(マスク)は、複数の第1開口OP1のいずれかを通して露出するパターン領域PRを含みうる。複数の部材16の全部または一部は、複数の第2開口OP2のいずれかを通して露出するアライメントマーク12を含みうる。 Figure 2 shows a schematic plan view of the deposition mask M manufactured by the above-mentioned manufacturing method, as viewed from the support substrate 120 side. Figure 3 shows a schematic plan view of the deposition mask M as viewed from the pattern region PR side. The deposition mask M may include a support substrate 120 having a plurality of first openings OP1 and a plurality of second openings OP2, a plurality of pattern regions PR (masks) supported by the support substrate 120, and a plurality of members 16 supported by the support substrate. Each pattern region PR (mask) may include a pattern region PR exposed through one of the plurality of first openings OP1. All or a portion of the plurality of members 16 may include an alignment mark 12 exposed through one of the plurality of second openings OP2.

支持基板120とパターン領域PR(マスク)との間、および、支持基板120と複数の部材16との間に金属膜131、132(図1H参照)が配置されうる。支持基板120は、例えば、ニッケルおよびコバルトを含む合金で構成され、例えば、線膨張係数が0.5x10-6(/℃)以下でありうる。複数のパターン領域PR(マスク)は、例えば、シリコン基板またはガラス基板でありうる。 Metal films 131, 132 (see FIG. 1H ) may be disposed between the support substrate 120 and the pattern region PR (mask) and between the support substrate 120 and the plurality of members 16. The support substrate 120 may be made of, for example, an alloy containing nickel and cobalt, and may have, for example, a linear expansion coefficient of 0.5×10 −6 (/° C.) or less. The plurality of pattern regions PR (mask) may be, for example, a silicon substrate or a glass substrate.

図4に模式的に示されるように、複数のパターン領域PR(マスク)は、複数の部材16にそれぞれ設けられた複数のアライメントマーク12で規定される格子Lに対して整列している。複数の部材16の個数は、複数のパターン領域PR(マスク)の個数より少ない。As shown in FIG. 4, the multiple pattern regions PR (masks) are aligned with respect to a grid L defined by multiple alignment marks 12 provided on the multiple members 16. The number of the multiple members 16 is less than the number of the multiple pattern regions PR (masks).

発明は上記実施形態に制限されるものではなく、発明の精神及び範囲から離脱することなく、様々な変更及び変形が可能である。従って、発明の範囲を公にするために請求項を添付する。The invention is not limited to the above-described embodiments, and various modifications and variations are possible without departing from the spirit and scope of the invention. Therefore, the following claims are appended to disclose the scope of the invention.

Claims (16)

マスク基板に複数のパターン領域が形成されるように前記マスク基板をパターニングするパターニング工程と、
前記パターニング工程の後に、前記マスク基板と支持基板とを接合して積層体を形成する接合工程と、
前記接合工程の後に、前記積層体における前記複数のパターン領域相互に分離する分離溝が形成されるように前記マスク基板を加工する加工工程と、
を含むことを特徴とする蒸着マスクの製造方法。
a patterning step of patterning the mask substrate so that a plurality of pattern regions are formed on the mask substrate;
a bonding step of bonding the mask substrate and a support substrate to form a laminate after the patterning step ;
a processing step of processing the mask substrate so as to form separation grooves that separate the plurality of pattern regions in the laminate after the bonding step ;
A method for producing a deposition mask comprising the steps of:
前記接合工程は、加熱または冷却を伴うことなく実施される、
ことを特徴とする請求項1に記載の蒸着マスクの製造方法。
The bonding step is carried out without heating or cooling.
The method for producing a deposition mask according to claim 1 .
前記接合工程は、7℃以上かつ39℃以下の温度範囲内において実施される、
ことを特徴とする請求項1に記載の蒸着マスクの製造方法。
The bonding step is carried out at a temperature ranging from 7° C. to 39° C.
The method for producing a deposition mask according to claim 1 .
前記パターニング工程では、前記マスク基板に貫通孔が形成されないように前記マスク基板に複数の溝が形成され、
前記接合工程と前記加工工程との間において、前記複数の溝が複数の貫通孔に変化するように前記マスク基板を薄化する薄化工程が実施される、
ことを特徴とする請求項1に記載の蒸着マスクの製造方法。
In the patterning step, a plurality of grooves are formed in the mask substrate so that no through holes are formed in the mask substrate,
a thinning step of thinning the mask substrate so that the plurality of grooves are changed into a plurality of through holes is carried out between the bonding step and the processing step;
The method for producing a deposition mask according to claim 1 .
前記接合工程は、前記パターニング工程の後に実施される、
ことを特徴とする請求項1に記載の蒸着マスクの製造方法。
The bonding step is performed after the patterning step.
The method for producing a deposition mask according to claim 1 .
前記支持基板は、ニッケルおよびコバルトを含む合金で構成され、線膨張係数が0.5
x10-6(/℃)以下である、
ことを特徴とする請求項1に記載の蒸着マスクの製造方法。
The support substrate is made of an alloy containing nickel and cobalt and has a linear expansion coefficient of 0.5.
x 10 -6 (/°C) or less,
The method for producing a deposition mask according to claim 1 .
前記支持基板は、非結晶質のシリコンと、チタンまたは結晶質のシリコンとを含むセラミクス複合材で構成され、線膨張係数が0.5x10-6(/℃)以下である、
ことを特徴とする請求項1に記載の蒸着マスクの製造方法。
the support substrate is made of a ceramic composite material containing amorphous silicon and titanium or crystalline silicon, and has a linear expansion coefficient of 0.5×10 −6 (/° C.) or less;
The method for producing a deposition mask according to claim 1 .
前記マスク基板は、シリコン基板またはガラス基板である、
ことを特徴とする請求項1に記載の蒸着マスクの製造方法。
The mask substrate is a silicon substrate or a glass substrate.
The method for producing a deposition mask according to claim 1 .
前記パターニング工程では、前記マスク基板にアライメントマークが形成され、
前記接合工程では、前記アライメントマークを用いて前記マスク基板と前記支持基板とが位置合わせされる、
ことを特徴とする請求項1に記載の蒸着マスクの製造方法。
In the patterning step, an alignment mark is formed on the mask substrate,
In the bonding step, the mask substrate and the support substrate are aligned using the alignment mark.
The method for producing a deposition mask according to claim 1 .
前記支持基板は、前記積層体において前記複数のパターン領域をそれぞれ露出させるための複数の第1開口と、前記アライメントマークを観察するための第2開口と、を有する、
ことを特徴とする請求項9に記載の蒸着マスクの製造方法。
the supporting substrate has a plurality of first openings for exposing the plurality of pattern regions in the laminate, respectively, and a second opening for observing the alignment mark;
The method for producing a deposition mask according to claim 9 .
前記複数のパターン領域の形成のためのパターニングは、前記マスク基板の第1面に対して実施され、
前記接合工程では、前記マスク基板の前記第1面の側に前記支持基板が接合される、
ことを特徴とする請求項1に記載の蒸着マスクの製造方法。
patterning to form the plurality of pattern areas is performed on a first surface of the mask substrate;
In the bonding step, the support substrate is bonded to the first surface side of the mask substrate.
The method for producing a deposition mask according to claim 1 .
前記接合工程では、前記マスク基板の前記第1面の側と前記支持基板とが金属膜を介して接合される、
ことを特徴とする請求項11に記載の蒸着マスクの製造方法。
In the bonding step, the first surface side of the mask substrate and the supporting substrate are bonded via a metal film.
The method for producing a deposition mask according to claim 11 .
前記接合工程は、前記マスク基板と前記支持基板とが原子拡散接合によって接合される、
ことを特徴とする請求項1に記載の蒸着マスクの製造方法。
The bonding step bonds the mask substrate and the support substrate by atomic diffusion bonding.
The method for producing a deposition mask according to claim 1 .
前記パターニング工程は、
前記マスク基板の上にフォトレジストを塗布しフォトレジスト膜を形成する塗布工程と、
露光装置を使って、前記フォトレジスト膜の複数のパターン形成領域に対して順次に原版のパターンを転写する転写工程と、
前記フォトレジスト膜を現像してレジストパターンを形成する現像工程と、
前記レジストパターンの開口部を通して前記マスク基板をエッチングすることによって前記複数のパターン領域を形成するエッチング工程と、
を含むことを特徴とする請求項1乃至13のいずれか1項に記載の蒸着マスクの製造方法。
The patterning step includes:
a coating step of coating a photoresist on the mask substrate to form a photoresist film;
a transfer step of sequentially transferring a pattern of an original onto a plurality of pattern forming regions of the photoresist film using an exposure device;
a developing step of developing the photoresist film to form a resist pattern;
an etching step of forming the plurality of pattern areas by etching the mask substrate through openings in the resist pattern;
The method for producing a deposition mask according to claim 1 , further comprising:
前記分離溝の幅は、前記複数の溝の幅よりも大きい、
ことを特徴とする請求項4に記載の蒸着マスクの製造方法。
The width of the separation groove is greater than the width of the plurality of grooves.
The method for producing a deposition mask according to claim 4 .
請求項1乃至13のいずれか1項に記載の製造方法によって製造される蒸着マスクを使って基板に蒸着を行う蒸着工程と、
前記蒸着工程を経た前記基板を処理して表示デバイスを得る処理工程と、
を含むことを特徴とする表示デバイスの製造方法。
a deposition step of performing deposition on a substrate using the deposition mask manufactured by the manufacturing method according to any one of claims 1 to 13;
a processing step of processing the substrate that has been subjected to the deposition step to obtain a display device;
A method for manufacturing a display device comprising the steps of:
JP2023562617A 2022-11-10 2022-11-10 Method for manufacturing deposition mask and method for manufacturing display device Active JP7703683B2 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2022/041982 WO2024100856A1 (en) 2022-11-10 2022-11-10 Vapor deposition mask and method for manufacturing same, and method for manufacturing display device

Publications (3)

Publication Number Publication Date
JPWO2024100856A1 JPWO2024100856A1 (en) 2024-05-16
JPWO2024100856A5 JPWO2024100856A5 (en) 2024-10-09
JP7703683B2 true JP7703683B2 (en) 2025-07-07

Family

ID=91032163

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2023562617A Active JP7703683B2 (en) 2022-11-10 2022-11-10 Method for manufacturing deposition mask and method for manufacturing display device

Country Status (5)

Country Link
JP (1) JP7703683B2 (en)
KR (1) KR20250100700A (en)
CN (1) CN120225718A (en)
TW (1) TWI898285B (en)
WO (1) WO2024100856A1 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019031743A (en) 2017-01-10 2019-02-28 大日本印刷株式会社 Vapor deposition mask, method for manufacturing vapor deposition mask device and method for manufacturing vapor deposition mask
JP2022175723A (en) 2021-05-14 2022-11-25 キヤノン株式会社 Vapor deposition mask, method for manufacturing vapor deposition mask, and method for manufacturing organic electronic device

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4369199B2 (en) * 2003-06-05 2009-11-18 九州日立マクセル株式会社 Vapor deposition mask and manufacturing method thereof
JP2005276480A (en) * 2004-03-23 2005-10-06 Seiko Epson Corp Mask, mask manufacturing method, thin film pattern forming method, electro-optical device manufacturing method, and electronic apparatus
KR100626041B1 (en) * 2004-11-25 2006-09-20 삼성에스디아이 주식회사 Thin film deposition mask of flat panel display device and manufacturing method thereof
JP2006228540A (en) * 2005-02-17 2006-08-31 Seiko Epson Corp Mask, mask manufacturing method, and organic EL device manufacturing method
CN104060221B (en) * 2013-03-23 2018-01-23 京瓷株式会社 Optics manufacture method
KR20190096577A (en) * 2018-02-09 2019-08-20 주식회사 티지오테크 Mask integrated frame and producing method of mask integrated frame
WO2019180846A1 (en) * 2018-03-20 2019-09-26 シャープ株式会社 Film forming mask and method of manufacturing display device using same
JP7406719B2 (en) * 2019-01-29 2023-12-28 大日本印刷株式会社 Vapor deposition mask and manufacturing method thereof, vapor deposition mask device and manufacturing method thereof, intermediate, vapor deposition method, and manufacturing method of organic EL display device
JP7589010B2 (en) * 2020-10-28 2024-11-25 キヤノン株式会社 Evaporation mask, and method for manufacturing device using the deposition mask

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019031743A (en) 2017-01-10 2019-02-28 大日本印刷株式会社 Vapor deposition mask, method for manufacturing vapor deposition mask device and method for manufacturing vapor deposition mask
JP2022175723A (en) 2021-05-14 2022-11-25 キヤノン株式会社 Vapor deposition mask, method for manufacturing vapor deposition mask, and method for manufacturing organic electronic device

Also Published As

Publication number Publication date
CN120225718A (en) 2025-06-27
TW202436648A (en) 2024-09-16
TWI898285B (en) 2025-09-21
KR20250100700A (en) 2025-07-03
JPWO2024100856A1 (en) 2024-05-16
WO2024100856A1 (en) 2024-05-16

Similar Documents

Publication Publication Date Title
CN101065827B (en) Multilayer shadow mask structure and production and preparation method thereof
CN113675357B (en) Shadow mask for patterned vapor deposition of organic light emitting diode materials, shadow mask module including the same, and method for manufacturing the shadow mask module
JP2003068641A (en) Membrane mask having a large area and method for manufacturing the same
JPH0360013A (en) Thin film structure for x-ray lithography
JP7703683B2 (en) Method for manufacturing deposition mask and method for manufacturing display device
EP1754083B1 (en) A process for fabricating a multilayer fresnel lens
JPH06310833A (en) Manufacture of electrical/optical wiring board
TWI716558B (en) Lithography process and system for performing lithography process
JP3842727B2 (en) Stencil mask and manufacturing method thereof
US12381118B2 (en) 3D multiple location compressing bonded arm for advanced integration
US6296925B1 (en) Aperture for charged beam drawing machine and method for forming the same
JP4648134B2 (en) SOI substrate, charged particle beam exposure mask blank, and charged particle beam exposure mask
JPWO2024100856A5 (en) Method for manufacturing deposition mask and method for manufacturing display device
JPH01128522A (en) Forming method for resist pattern
JPH11221829A (en) Substrate for forming thin coat and manufacture of microstructure
CN115497819B (en) Methods for preparing three-dimensional electrodes
JP3785845B2 (en) Manufacturing method of microstructure
KR20250099636A (en) Method of fabricating deposition mask for manufacturing organic light emitting device and deposition mask fabricated by using the same
JP3882423B2 (en) Manufacturing method of microstructure
JPH0562888A (en) X-ray mask and transferring method for pattern using the same
JP5581725B2 (en) Method for manufacturing stencil mask for ion implantation
CN118028738A (en) A mixed metal mask and its manufacturing method
JPH04285957A (en) Exposure method and production of reticle
JPH05136027A (en) Manufacturing method of transfer mask and semiconductor device using the same
JPS62229835A (en) Manufacture of mask for x-ray exposure

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20231011

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20231011

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20250106

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20250221

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20250530

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20250625

R150 Certificate of patent or registration of utility model

Ref document number: 7703683

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150