JP7795635B2 - 自己整合型ビルドアップ加工 - Google Patents
自己整合型ビルドアップ加工Info
- Publication number
- JP7795635B2 JP7795635B2 JP2024537798A JP2024537798A JP7795635B2 JP 7795635 B2 JP7795635 B2 JP 7795635B2 JP 2024537798 A JP2024537798 A JP 2024537798A JP 2024537798 A JP2024537798 A JP 2024537798A JP 7795635 B2 JP7795635 B2 JP 7795635B2
- Authority
- JP
- Japan
- Prior art keywords
- acid
- features
- substrate
- selective
- resist
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/0035—Multiple processes, e.g. applying a further resist layer on an already in a previously step, processed pattern or textured surface
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/16—Coating processes; Apparatus therefor
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/26—Processing photosensitive materials; Apparatus therefor
- G03F7/38—Treatment before imagewise removal, e.g. prebaking
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/26—Processing photosensitive materials; Apparatus therefor
- G03F7/40—Treatment after imagewise removal, e.g. baking
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
- H10P14/42—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a gas or vapour
- H10P14/43—Chemical deposition, e.g. chemical vapour deposition [CVD]
- H10P14/432—Chemical deposition, e.g. chemical vapour deposition [CVD] using selective deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/61—Formation of materials, e.g. in the shape of layers or pillars of insulating materials using masks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
- H10P76/20—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
- H10P76/20—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials
- H10P76/204—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials of organic photoresist masks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
- H10P76/20—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials
- H10P76/204—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials of organic photoresist masks
- H10P76/2041—Photolithographic processes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
- H10W20/057—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches by selectively depositing, e.g. by using selective CVD or plating
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/069—Manufacture or treatment of conductive parts of the interconnections by forming self-aligned vias or self-aligned contact plugs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/069—Manufacture or treatment of conductive parts of the interconnections by forming self-aligned vias or self-aligned contact plugs
- H10W20/0693—Manufacture or treatment of conductive parts of the interconnections by forming self-aligned vias or self-aligned contact plugs by forming self-aligned vias
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/074—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H10W20/077—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers on sidewalls or on top surfaces of conductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
- H10W20/089—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts using processes for implementing desired shapes or dispositions of the openings, e.g. double patterning
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Photosensitive Polymer And Photoresist Processing (AREA)
- Materials For Photolithography (AREA)
- Application Of Or Painting With Fluid Materials (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
Description
Claims (13)
- 既存パターンを有する基板を提供することであって、覆われていないフィーチャを上記基板の上面が有し、第1の層が覆われていないように、第1の層内に形成されたフィーチャを上記既存パターンが含む、ことと、
選択的結合剤を上記基板上に堆積することであって、上記選択的結合剤が上記第1の層の表面よりも上記フィーチャの表面に化学的に接着しやすく、上記選択的結合剤が溶解性変更剤を含む、ことと、
第1のレジストを上記基板上に堆積することと、
上記第1のレジストの一部が第1の現像剤に不溶となるように上記溶解性変更剤を活性化することと、
開口を含むレリーフパターンが形成されるように上記第1の現像剤を使用して上記第1のレジストを現像することであって、上記開口が上記第1の層の上記フィーチャを露出する、ことと、
上記フィーチャ上でかつ上記レリーフパターンの上記開口内で選択的堆積材料を成長させる選択的成長プロセスを実行して、自己整合選択的堆積フィーチャを提供することと
を含む微細加工方法。 - 上記第1の層内に形成された上記フィーチャが、大きなアレイを形成する、請求項1に記載の方法。
- 上記選択的結合剤が、ホスホン酸、ホスホン酸エステル、ホスフィン、スルホン酸、スルフィン酸、カルボン酸、トリアゾール、チオール又はこれらの組合せを含む、請求項1又は2に記載の方法。
- 上記溶解性変更剤が酸発生剤を含む、請求項1又は2に記載の方法。
- 上記酸発生剤がフッ素を含まない、請求項4に記載の方法。
- 上記酸発生剤が、トリフェニルスルホニウムアンチモネート、ピリジニウムペルフルオロブタンスルホネート、3-フルオロピリジニウムペルフルオロブタンスルホネート、4-t-ブチルフェニルテトラメチレンスルホニウムペルフルオロ-1-ブタンスルホネート、4-t-ブチルフェニルテトラメチレンスルホニウム2-トリフルオロメチルベンゼンスルホネート、4-t-ブチルフェニルテトラメチレンスルホニウム4,4,5,5,6,6-ヘキサフルオロジヒドロ-4H-1,3,2-ジチアジン1,1,3,3-テトラオキシド及びこれらの組合せからなる群から選択される、請求項4に記載の方法。
- 上記溶解性変更剤が酸を含む、請求項1又は2に記載の方法。
- 上記酸がフッ素を含まない、請求項7に記載の方法。
- 上記酸が、トリフルオロメタンスルホン酸、ペルフルオロ-1-ブタンスルホン酸、p-トルエンスルホン酸、4-ドデシルベンゼンスルホン酸、2,4-ジニトロベンゼンスルホン酸、2-トリフルオロメチルベンゼンスルホン酸及びこれらの組合せからなる群から選択される、請求項7に記載の方法。
- 上記第1のレジストを上記基板上に堆積する前に、上記基板を前処理することを更に含む請求項1又は2に記載の方法。
- 上記フィーチャが、シリコン、ポリシリコン、銅、コバルト、タングステン及びこれらの組合せからなる群から選択される金属又は半金属を含む、請求項1又は2に記載の方法。
- 上記第1の層が誘電体を含む、請求項1又は2に記載の方法。
- 覆われていないフィーチャと覆われていない第1の層とを基板の上面が有するように第1の層内に形成されたフィーチャを有する基板を受け入れることと、
第1の溶解性変更剤を上記基板上に堆積することであって、上記第1の溶解性変更剤が、上記第1の層の覆われていない表面に接着することなく、上記フィーチャの覆われていない表面に接着するように選択される、ことと、
第2の溶解性変更剤を上記基板上に堆積することであって、上記第2の溶解性変更剤が、上記フィーチャの覆われていない表面に接着することなく、上記第1の層の上記覆われていない表面に接着するように選択される、ことと、
第1のフォトレジストを上記基板上に堆積することと、
上記フィーチャの上の上記第1のフォトレジストの領域が特定の現像剤に可溶となるように十分に上記第1の溶解性変更剤を活性化することと、
上記第2の溶解性変更剤が上記第1の層の上の上記第1のフォトレジストの不溶性を増加させるように上記第2の溶解性変更剤を活性化することと、
上記第1のフォトレジストを現像して、上記フィーチャを露出する開口を画定するレリーフパターンが生じることと、
上記フィーチャ上でかつ上記レリーフパターンの上記画定された開口内で選択的堆積材料を成長させる選択的成長プロセスを実行して、自己整合選択的堆積フィーチャが生じることと
を含む微細加工方法。
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US202163236844P | 2021-08-25 | 2021-08-25 | |
| US63/236,844 | 2021-08-25 | ||
| PCT/US2022/041548 WO2023028245A1 (en) | 2021-08-25 | 2022-08-25 | Self-aligned build-up processing |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2024535123A JP2024535123A (ja) | 2024-09-26 |
| JP7795635B2 true JP7795635B2 (ja) | 2026-01-07 |
Family
ID=85322073
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024537798A Active JP7795635B2 (ja) | 2021-08-25 | 2022-08-25 | 自己整合型ビルドアップ加工 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US12547072B2 (ja) |
| JP (1) | JP7795635B2 (ja) |
| KR (1) | KR102920891B1 (ja) |
| CN (1) | CN117941028A (ja) |
| WO (1) | WO2023028245A1 (ja) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP4682562A2 (en) | 2024-04-04 | 2026-01-21 | LG Energy Solution, Ltd. | Battery diagnosis apparatus and operation method thereof |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001255646A (ja) | 2000-02-22 | 2001-09-21 | Lucent Technol Inc | デバイスの製造方法及びレジスト材料 |
| US20180366406A1 (en) | 2012-11-28 | 2018-12-20 | Micron Technology, Inc. | Semiconductor device structures |
| WO2020170865A1 (ja) | 2019-02-20 | 2020-08-27 | 東京エレクトロン株式会社 | 半導体装置の製造方法 |
| JP2020181226A (ja) | 2017-05-01 | 2020-11-05 | ローム アンド ハース エレクトロニック マテリアルズ エルエルシーRohm and Haas Electronic Materials LLC | パターン形成方法及びフォトレジストパターンオーバーコート組成物 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03240232A (ja) * | 1990-02-19 | 1991-10-25 | Sony Corp | 金属膜の選択成長法 |
| US6534243B1 (en) * | 2000-10-23 | 2003-03-18 | Advanced Micro Devices, Inc. | Chemical feature doubling process |
| JP6328931B2 (ja) * | 2012-12-31 | 2018-05-23 | ローム アンド ハース エレクトロニック マテリアルズ エルエルシーRohm and Haas Electronic Materials LLC | フォトレジストパターントリミング方法 |
| JP2016539361A (ja) * | 2013-11-08 | 2016-12-15 | 東京エレクトロン株式会社 | Euvリソグラフィを加速するためのポスト処理メソッドを使用する方法 |
| JP6243815B2 (ja) * | 2014-09-01 | 2017-12-06 | 信越化学工業株式会社 | 半導体装置基板の製造方法 |
| TWI603145B (zh) * | 2014-12-31 | 2017-10-21 | 羅門哈斯電子材料有限公司 | 光微影方法 |
| US9869933B2 (en) * | 2016-03-07 | 2018-01-16 | Rohm And Haas Electronic Materials Llc | Pattern trimming methods |
| WO2018063318A1 (en) * | 2016-09-30 | 2018-04-05 | Intel Corporation | Photobucket floor colors with selective grafting |
| EP3454122B1 (fr) * | 2017-09-11 | 2020-02-19 | Patek Philippe SA Genève | Procede de fabrication par technologie liga d'une microstructure metallique comportant au moins deux niveaux |
| KR102580108B1 (ko) * | 2018-03-20 | 2023-09-18 | 도쿄엘렉트론가부시키가이샤 | 통합된 단부-대-단부 영역-선택적 침착 프로세스를 위한 플랫폼 및 동작 방법 |
| US11393694B2 (en) * | 2018-11-13 | 2022-07-19 | Tokyo Electron Limited | Method for planarization of organic films |
| CN114585969B (zh) * | 2019-09-19 | 2025-02-07 | 东京毅力科创株式会社 | 形成窄沟槽的方法 |
-
2022
- 2022-08-25 JP JP2024537798A patent/JP7795635B2/ja active Active
- 2022-08-25 KR KR1020247008026A patent/KR102920891B1/ko active Active
- 2022-08-25 US US18/686,790 patent/US12547072B2/en active Active
- 2022-08-25 CN CN202280058163.8A patent/CN117941028A/zh active Pending
- 2022-08-25 WO PCT/US2022/041548 patent/WO2023028245A1/en not_active Ceased
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001255646A (ja) | 2000-02-22 | 2001-09-21 | Lucent Technol Inc | デバイスの製造方法及びレジスト材料 |
| US20180366406A1 (en) | 2012-11-28 | 2018-12-20 | Micron Technology, Inc. | Semiconductor device structures |
| JP2020181226A (ja) | 2017-05-01 | 2020-11-05 | ローム アンド ハース エレクトロニック マテリアルズ エルエルシーRohm and Haas Electronic Materials LLC | パターン形成方法及びフォトレジストパターンオーバーコート組成物 |
| WO2020170865A1 (ja) | 2019-02-20 | 2020-08-27 | 東京エレクトロン株式会社 | 半導体装置の製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| KR102920891B1 (ko) | 2026-01-30 |
| CN117941028A (zh) | 2024-04-26 |
| JP2024535123A (ja) | 2024-09-26 |
| WO2023028245A1 (en) | 2023-03-02 |
| KR20240046226A (ko) | 2024-04-08 |
| US20240404828A1 (en) | 2024-12-05 |
| US12547072B2 (en) | 2026-02-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7348210B2 (ja) | Euvリソグラフィ用接着層 | |
| JP5035903B2 (ja) | フォトレジストパターンを被覆するための組成物 | |
| JP2016092423A (ja) | レリーフ画像形成方法 | |
| US8906598B2 (en) | Pattern forming method, method for manufacturing semiconductor device, and material for forming coating layer of resist pattern | |
| US11518730B2 (en) | Polymer compositions for self-assembly applications | |
| TWI468398B (zh) | 三聚氰酸衍生物、包括該等三聚氰酸衍生物之光阻底層組成物以及使用該光阻底層組成物形成圖案的方法 | |
| JP7795635B2 (ja) | 自己整合型ビルドアップ加工 | |
| TWI824680B (zh) | 自對準堆積方法 | |
| JP7636641B2 (ja) | マルチラインエッチング基板の生成 | |
| TWI850743B (zh) | 於半導體圖案化中之輔助形貌體置放 | |
| JP7752244B2 (ja) | 積層素子作成のためのマルチレベル選択的パターニング | |
| US20240377749A1 (en) | Assisted feature placement in semiconductor patterning | |
| JP2026049708A (ja) | 半導体フォトレジスト用組成物およびこれを利用したパターン形成方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20240424 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20250311 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20250611 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20250714 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20250902 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20251127 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20251209 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20251219 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7795635 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |