JPS5854697B2 - 2-wire digital subscriber equipment - Google Patents
2-wire digital subscriber equipmentInfo
- Publication number
- JPS5854697B2 JPS5854697B2 JP54095413A JP9541379A JPS5854697B2 JP S5854697 B2 JPS5854697 B2 JP S5854697B2 JP 54095413 A JP54095413 A JP 54095413A JP 9541379 A JP9541379 A JP 9541379A JP S5854697 B2 JPS5854697 B2 JP S5854697B2
- Authority
- JP
- Japan
- Prior art keywords
- wire
- storage device
- line
- frame
- information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
Description
【発明の詳細な説明】
この発明は時分割方向制御形伝送方式によるディジタル
通信において、2線式線路で伝送された情報を4線式伝
送路の情報に変換すると共に時分割的に集線、多重もし
くは交換することを可能とする加入者装置に関するもの
である。DETAILED DESCRIPTION OF THE INVENTION In digital communication using a time-division direction control type transmission system, the present invention converts information transmitted on a two-wire line into information on a four-wire transmission line, and also performs line concentration and multiplexing in a time-division manner. or to subscriber equipment that can be replaced.
ディジタル双方向情報を2線式線路で伝送する方法の1
つに時分割方向制御形伝送方式(例えば電子通信学会通
信方式研究会資料“全ディジタル電話加入者系の構成法
に関する考察”C378−20参照)がある。One of the methods for transmitting digital bidirectional information over a two-wire line
One of them is the time-division direction control type transmission system (for example, refer to the Institute of Electronics and Communication Engineers communication system study group material "Study on the method of configuring an all-digital telephone subscriber system" C378-20).
第1図はこの従来の時分割方向制御形伝送方式の構成を
示す図であり、1は2線式線路との接続端子、2は2線
式線路と4線式線路とを接続する平衡−不平衡変換トラ
ンス、3は4線側送信情報入力端子、4は4線側受信信
号出力端子、5はトランス2を通じて2線式線路へ信号
を送出する送信器、6は入力端子3の情報を一時記憶し
て送信器5へ送出する送信一時記憶装置、Tはトランス
2よりの2線式線路よりの信号を受信する受信器、8は
受信器7の信号を一時記憶して出力端子4へ送出する受
信一時記憶装置である。FIG. 1 is a diagram showing the configuration of this conventional time-division direction control type transmission system, where 1 is a connection terminal with a two-wire line, and 2 is a balanced terminal for connecting the two-wire line and the four-wire line. An unbalanced conversion transformer, 3 is a 4-wire side transmission information input terminal, 4 is a 4-wire side reception signal output terminal, 5 is a transmitter that sends a signal to the 2-wire line through the transformer 2, and 6 is a transmitter that transmits information on the input terminal 3. A transmission temporary storage device temporarily stores the signal and sends it to the transmitter 5; T is a receiver that receives the signal from the two-wire line from the transformer 2; 8 temporarily stores the signal from the receiver 7 and sends it to the output terminal 4. This is a receiving temporary storage device for sending out data.
第2図は第1図の動作説明用のタイミング図であってA
は入力端子3への入力信号、Bは2線式線路接続端子1
における送受信信号、Cは出力端子4の出力信号、Tf
はフレーム周期、Tbはバースト周期、5i(i=o、
1,2,3)はフレーム周期Tfで区切られた送信信号
、Ri(i=o、1,2,3)はフレーム周期Tfで区
切られた受信信号である。FIG. 2 is a timing diagram for explaining the operation of FIG.
is the input signal to input terminal 3, B is the 2-wire line connection terminal 1
C is the output signal of output terminal 4, Tf
is the frame period, Tb is the burst period, 5i (i=o,
1, 2, 3) are transmitted signals separated by the frame period Tf, and Ri (i=o, 1, 2, 3) are received signals separated by the frame period Tf.
第2図を用いて従来の伝送方式を説明する。A conventional transmission system will be explained using FIG.
いまnKb/sを送信し、同時にnKb/sを受信する
とする。Suppose now that nKb/s is being transmitted and nKb/s is being received at the same time.
入力端子3の送信信号はフレーム周期Tf毎に区分され
てSiなるブロックに分割され、送信一時記憶装置6に
書込まれる。The transmission signal at the input terminal 3 is divided into blocks Si every frame period Tf, and written into the transmission temporary storage device 6.
この書込まれたデ−タはこの記憶装置6から2nより早
い速度(速度=1/TB)で続出され、送信器5から2
線式線路端子1へ送出される。The written data is successively output from the storage device 6 at a speed faster than 2n (speed = 1/TB), and from the transmitter 5 to the 2n.
It is sent to the wire line terminal 1.
受信動作は以上の逆の動作で行なわれる。The receiving operation is performed in the reverse manner.
このようにして2線式線路を用いた双方向伝送は可能と
なる。In this way, bidirectional transmission using a two-wire line becomes possible.
この従来技術では端子3,4の入力信号、出力信号は第
2図A、Cに示す如< nKHzの速度であるため、こ
の信号を多重化する場合、再度データ速度を所要の速度
に変換する操作、例えば直列並列変換を行なった後多重
化して並列−直列変換する等の操作が必要であった。In this conventional technology, the input and output signals of terminals 3 and 4 have a speed of < nKHz as shown in Figure 2 A and C, so when multiplexing these signals, the data speed must be converted again to the required speed. For example, operations such as serial-to-parallel conversion, multiplexing, and parallel-to-serial conversion are required.
この発明は4線式線路において集線もしくは交換動作を
必要に応じて可能にするため送信もしくは受信2時記憶
装置の読出しもしくは書込み速度を集線、多重もしくは
交換に必要な速度に一致させ、更に2線式線路上でのフ
レーム構成とはフレーム周期も異なり、フレーム内の任
意の時間位置へ読出しもしくは当該時間位置から書込む
ようにしたものである。In order to enable concentrating or exchanging operations as needed on a four-wire line, this invention matches the reading or writing speed of the transmitting or receiving two-way storage device to the speed required for concentrating, multiplexing or exchanging lines, and furthermore, two The frame period is also different from the frame structure on the formula line, and reading is performed at an arbitrary time position within the frame or writing is performed from that time position.
第3図はこの発明による加入者装置の実施例であって、
9は送信一時記憶装置6に対する書込みアドレス指定回
路、10は受信一時記憶装置8に対する読出しアドレス
指定回路、その他の1〜8は第1図の同一符号と同じで
ある。FIG. 3 shows an embodiment of a subscriber device according to the present invention,
9 is a write address designation circuit for the transmission temporary storage device 6, 10 is a read address designation circuit for the reception temporary storage device 8, and the other 1 to 8 have the same reference numerals as in FIG.
第4図は第3図に示した装置の動作説明用のタイミング
図であってAは入力端子3への入力信号、Bは2線式線
路端子1における信号、Cは出力端子4での出力信号、
Tgは端子3,4でのフレーム周期、ki(i=1〜5
)は端子3,4でのフレームを構成するタイムスロット
番号(こXではに1〜に、までの5タイムスロツトとし
たが、これは説明上の便宜的な数であり、任意のタイム
スロット数でよい)その他の記号は第2図の同一記号と
同じである。FIG. 4 is a timing diagram for explaining the operation of the device shown in FIG. 3, where A is the input signal to input terminal 3, B is the signal at two-wire line terminal 1, and C is the output at output terminal 4. signal,
Tg is the frame period at terminals 3 and 4, ki (i = 1 to 5
) is the time slot number constituting the frame at terminals 3 and 4 (in this case, there are 5 time slots from 1 to 2, but this is a convenient number for explanation, and any number of time slots can be used) ) Other symbols are the same as the same symbols in FIG.
第3図に示す実施例を第4図の動作タイミングを使って
説明する。The embodiment shown in FIG. 3 will be explained using the operation timing shown in FIG. 4.
4線式の端子3,4でのフレーム周期Tgと2線式の端
子1でのフレーム周期Tfは互いに有理数の関係を満足
すれば、最小公倍数のフレーム周期毎に情報の出入量が
一致するためその情報量に一致する一時記憶装置を送受
信部に置けることにより、情報は伺ら欠損、余剰なく2
線端子1と4線端子3,4との間に伝搬することが可能
である。If the frame period Tg at the terminals 3 and 4 of the 4-wire system and the frame period Tf at the terminal 1 of the 2-wire system satisfy the relationship of rational numbers, the amount of information in and out will be the same for each frame period of the least common multiple. By placing a temporary storage device corresponding to the amount of information in the transmitter/receiver unit, information can be stored without any loss or surplus.
It is possible to propagate between the wire terminal 1 and the four-wire terminals 3,4.
いま、端子3,4でのフレーム上でに2タイムスロツト
の情報を端子1へ送信もしくは端子1より受信する状態
を考える。Now, consider a situation in which information for two time slots on a frame at terminals 3 and 4 is transmitted to or received from terminal 1.
端子1からフレーム構成毎に到来する情報、例えば信号
R1+R2は受信器7を経由して一時記憶装置8に一時
記憶される。Information arriving from the terminal 1 for each frame configuration, for example, signals R1+R2, is temporarily stored in a temporary storage device 8 via a receiver 7.
アドレス指定回路10ではこの一時記憶された情報を、
Tg周期のに2タイムスロツト位置において信号R1を
読出し、次のTg周期に信号R2を読出す。The addressing circuit 10 uses this temporarily stored information as
Signal R1 is read out at two time slot positions in a Tg period, and signal R2 is read out in the next Tg period.
逆に入力端子3に二つのTg周期の各に2タイムスロツ
ト位置で入力される二つの情報S1.S2はアドレス指
定回路9によって当該に2タイムスロツト時に順次一時
記憶装置6に書込まれ一時記憶装置6からはTf周期で
その情報が二つづつ読出される。Conversely, two pieces of information S1 . S2 is sequentially written into the temporary storage device 6 by the addressing circuit 9 at two time slots, and the information is read out from the temporary storage device 6 two at a time at the Tf period.
この操作を繰返し行うことによって4線式端子3,4で
のフレーム上で任意タイムスロットに位置する情報と2
線式伝送路端子1との接続が可能となる。By repeating this operation, information located at an arbitrary time slot on the frame at the 4-wire terminals 3 and 4 and 2
Connection with the wire transmission line terminal 1 becomes possible.
こ\でアドレス指定回路9と10は単独に設置してもよ
いし、また共用することも可能である。Here, the addressing circuits 9 and 10 may be installed independently, or they may be shared.
以上説明したようにこの発明によれば、2線式加入者線
伝送方式の2線式線路上のフレーム長と4線側のフレー
ム長を異ならすことができ、かつ4線側フレーム内の任
意タイムスロットの情報を2線式線路へ送信かつ受信す
ることができるのでこの効果を利用して4線側で多重、
集線、交換等の操作を時分割多重動作で行う場合、一時
記憶装置9,10に対し直接アクセスすることにより多
重、集線もしくは交換動作が可能になる。As explained above, according to the present invention, the frame length on the 2-wire line of the 2-wire subscriber line transmission system and the frame length on the 4-line side can be made different, and any Since time slot information can be sent and received on the 2-wire line, this effect can be used to multiplex the information on the 4-wire side.
When operations such as line concentration and exchange are performed by time division multiplexing, direct access to the temporary storage devices 9 and 10 enables the multiplexing, line concentration and exchange operations.
またこの結果多重集線を行なう場合データ速度を所要の
速度に変換する操作が不要となる利点がある。Further, as a result, there is an advantage that when performing multiple line concentration, there is no need to convert the data rate to a required rate.
第1図は従来の時分割方向制御形伝送方式を示す構成図
、第2図は第1図の動作例を示すタイミング図、第3図
はこの発明による2線式ディジタル加入者装置の一実施
例を示す構成図、第4図は第3図の動作例を示すタイミ
ング図である。
1:2線式線路との接続端子、2:平衡−不平衡変換ト
ランス、3:4線側送信情報入力端子、4:4線側受信
信号出力端子、5:送信器、6:送信一時記憶装置、7
:受信器、8:受信一時記憶装置。FIG. 1 is a block diagram showing a conventional time-division direction control type transmission system, FIG. 2 is a timing diagram showing an example of the operation of FIG. 1, and FIG. 3 is an implementation of a two-wire digital subscriber device according to the present invention. A configuration diagram showing an example, and FIG. 4 is a timing diagram showing an example of the operation of FIG. 3. 1: Connection terminal with 2-wire line, 2: Balanced-unbalanced conversion transformer, 3: 4-wire side transmission information input terminal, 4: 4-wire side received signal output terminal, 5: Transmitter, 6: Transmission temporary memory device, 7
: Receiver, 8: Reception temporary storage device.
Claims (1)
つ受信するディジタル加入者装置において、一定周期毎
に4線側送信情報を速度変換して2線式線路に送出する
ための送信側一時記憶装置と、2線式線路から受信した
4線側受信情報を一定周期毎に4線側に速度変換して送
出する受信側一時記憶装置と、受信側一時記憶装置に記
憶されている情報を分割して4線側の多重チャネル構成
のフレームの特定のチャネルに読み出す読み出しアドレ
ス指定回路と、4線側の多重チャネル構成のフレームの
特定チャネルを送信側一時記憶装置に書込む書込みアド
レス指定回路とを具備する2線式ディジタル加入者線装
私In a digital subscriber device that transmits and receives 4-wire digital information via a 12-wire line, there is a transmission-side temporary switch that converts the speed of the 4-wire side transmission information at regular intervals and sends it to the 2-wire line. a storage device, a reception side temporary storage device that converts the speed of the 4-wire side reception information received from the 2-wire line to the 4-wire side at regular intervals and sends it out; a read addressing circuit that divides the frame and reads it into a specific channel of a frame with a multi-channel configuration on the 4-wire side; a write addressing circuit that writes a specific channel of the frame with a multi-channel configuration on the 4-wire side to a temporary storage device on the sending side; A two-wire digital subscriber line system equipped with
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP54095413A JPS5854697B2 (en) | 1979-07-25 | 1979-07-25 | 2-wire digital subscriber equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP54095413A JPS5854697B2 (en) | 1979-07-25 | 1979-07-25 | 2-wire digital subscriber equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5619261A JPS5619261A (en) | 1981-02-23 |
| JPS5854697B2 true JPS5854697B2 (en) | 1983-12-06 |
Family
ID=14136985
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP54095413A Expired JPS5854697B2 (en) | 1979-07-25 | 1979-07-25 | 2-wire digital subscriber equipment |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5854697B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05232956A (en) * | 1992-06-16 | 1993-09-10 | Casio Comput Co Ltd | Electronic musical instrument |
-
1979
- 1979-07-25 JP JP54095413A patent/JPS5854697B2/en not_active Expired
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05232956A (en) * | 1992-06-16 | 1993-09-10 | Casio Comput Co Ltd | Electronic musical instrument |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5619261A (en) | 1981-02-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2679028B2 (en) | Data receiving device | |
| JPS61290838A (en) | Telecommunication exchange | |
| JPS598120B2 (en) | digital switching device | |
| US4736361A (en) | Digital switching system with two-directional addressing rams | |
| JPS6180994A (en) | Communication switching system | |
| US4746918A (en) | Split bus system interface | |
| US3974339A (en) | Method of transmitting digital information in a time-division multiplex telecommunication network | |
| US4333175A (en) | Telephone system using pulse code modulated subscriber lines | |
| JPS5854697B2 (en) | 2-wire digital subscriber equipment | |
| KR830008576A (en) | Interface device for module transmission | |
| JPS5834061B2 (en) | Digital variable multiplex converter | |
| JPS6190543A (en) | Error correction system | |
| KR100217939B1 (en) | Subscriber board improved group delay | |
| JPH0521455B2 (en) | ||
| SU1107320A1 (en) | Device for matching information flows | |
| JPS5816799B2 (en) | Time division channel control method | |
| SU1320905A1 (en) | Device for channel digital transit in communication centres | |
| JPS6228639B2 (en) | ||
| JPH0311697B2 (en) | ||
| EP0841784A2 (en) | Packet switch for the transmission of PCM frames | |
| JPH0218799B2 (en) | ||
| JPH04306999A (en) | Subscriber line concentration circuit | |
| JPS6047529A (en) | Time-division multiplex communication system | |
| JPS61157198A (en) | Two-wire type time division transmission system | |
| JPS6231559B2 (en) |