JPS5952532B2 - Manufacturing method of semiconductor device - Google Patents
Manufacturing method of semiconductor deviceInfo
- Publication number
- JPS5952532B2 JPS5952532B2 JP6235177A JP6235177A JPS5952532B2 JP S5952532 B2 JPS5952532 B2 JP S5952532B2 JP 6235177 A JP6235177 A JP 6235177A JP 6235177 A JP6235177 A JP 6235177A JP S5952532 B2 JPS5952532 B2 JP S5952532B2
- Authority
- JP
- Japan
- Prior art keywords
- aluminum
- semiconductor device
- manufacturing
- diffusion
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Bipolar Transistors (AREA)
- Electrodes Of Semiconductors (AREA)
Description
【発明の詳細な説明】
この発明は半導体装置の製造方法に係り、特に半導体中
にアルミニウム(Al)をドープしてp形半導体層を得
る方法に関するものである。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method of manufacturing a semiconductor device, and particularly to a method of doping aluminum (Al) into a semiconductor to obtain a p-type semiconductor layer.
従来から、Alは拡散係数が大きく、深い接合をもつp
形半導体層の形成に適したした不純物であると云われて
きた。しかし、一方Alは電気的に活性化がし難いこと
、制御性のよい適当な拡散方法がないことなどから、そ
の実用化は困難視されていた。近年、イオン注入法など
の開発によつて、かなり定量的にAlをドーピングする
ことが可能となつてはきたが、電気的に活性化し難いと
いう欠点はきわめて克服困難な問題として依然残されて
きた。Alが電気的に活性化し難いのは主として次に述
べる理由によるものである。Conventionally, Al has a large diffusion coefficient and deep junctions.
It has been said that this impurity is suitable for forming a semiconductor layer. However, on the other hand, it has been considered difficult to put Al into practical use because it is difficult to electrically activate Al and there is no suitable diffusion method with good controllability. In recent years, with the development of ion implantation methods, it has become possible to dope Al in a fairly quantitative manner, but the drawback of being difficult to electrically activate remains a problem that is extremely difficult to overcome. . The reason why Al is difficult to electrically activate is mainly due to the following reasons.
すなわち、下記式〔1〕に示すようにAlは半導体(た
とえばシリコンsi)結晶中に存在する格子間原子(s
i原子)と置きかわり易く、このために、置換位置にあ
るAlが格子間装置に追い出されてしまつて、アクセプ
タとして働かなくなり、電気的に活性化しなくなる。A
l(置換位置)+si(格子間位置)→Al(格子間位
置)+Si(置換位置) 〔1〕この反応を充分抑止で
きれば、Alの活性化率を大幅に向上することができる
。That is, as shown in the following formula [1], Al is an interstitial atom (s) present in a semiconductor (for example, silicon Si) crystal.
Therefore, Al at the substitution position is driven out by the interstitial device, so that it no longer functions as an acceptor and is no longer electrically activated. A
l (substitution position) + si (interstitial position) → Al (interstitial position) + Si (substitution position) [1] If this reaction can be sufficiently inhibited, the activation rate of Al can be greatly improved.
そのためには半導体(Si)結晶に十分に空孔を供給し
、一方格子間Siを原子を極力少なくすることが必要で
ある。そして、この条件を整えば下記の反応によつてA
lの電気的活性は著しく促進される。Al(格子間位置
)十空孔→Al(置換位置)〔2〕Si(格子間位置)
十空孔→Si(置換位置)フ 〔 3 〕この発明は以
上の基本概念のもとになされたもので、Alをドープし
て深い接合を形成可能なp半導体層を実用可能ならしめ
る方法を提供することを目的とするものである。To this end, it is necessary to supply sufficient vacancies to the semiconductor (Si) crystal, while minimizing the number of interstitial Si atoms. If these conditions are met, the following reaction will produce A.
The electrical activity of l is significantly enhanced. Al (interstitial position) ten pores → Al (substitution position) [2] Si (interstitial position)
10 vacancies → Si (substitution position) [3] This invention was made based on the above basic concept, and has developed a method to make a p-semiconductor layer doped with Al and capable of forming deep junctions into practical use. The purpose is to provide
5 まず、この発明の基本的操作について述べる。5 First, the basic operation of this invention will be described.
まず、Si結晶中にイオン注入法もしくは熱拡散法によ
つてAlとドープし、このAlをドープした領域にプロ
トンもしくはヘリウム(He+)イオンなどの軽粒子イ
オンを照射する。軽粒子イオンの照射によつて母結晶の
Si中には格子間Si原子と空孔とがほぼ同数できるが
、拡散速度の相違によつて両者の分布は大きく異る。第
1図はこの時のSi結晶内のAl.空孔、および格子間
Si原子の深さ方向の濃度分布を示す図で、それぞれ曲
線A、曲線Bおよび曲線Cで示す。First, a Si crystal is doped with Al by ion implantation or thermal diffusion, and the Al-doped region is irradiated with light particle ions such as protons or helium (He+) ions. Although approximately the same number of interstitial Si atoms and vacancies are created in the Si of the host crystal by irradiation with light particle ions, the distribution of the two is greatly different due to the difference in diffusion rate. Figure 1 shows the Al content in the Si crystal at this time. 1 is a diagram showing concentration distributions of vacancies and interstitial Si atoms in the depth direction, shown by curves A, B, and C, respectively.
図示のようにAlドーピング領域には圧倒的に空孔が多
く残される。従つて上記式〔2〕および式〔3〕の反応
が促進され、Alの電気的活性化率が格段に向上し、実
用的なp形半導体層を得ることができる。第2図a−d
はこの発明の一適用例としてパイポーラ集積回路におけ
るPn接合素子間の分離に用いるA1拡散層の作成方法
を説明するための各段階での断面図で、まず、p形基板
1内にn+形コレクタ層2を形成後、その上にn形エピ
タキシヤル層3を成長させ、がコレクタ層2を埋め込み
形態にする(第2図a)。As shown in the figure, an overwhelming number of vacancies are left in the Al doped region. Therefore, the reactions of the above formulas [2] and [3] are promoted, the electrical activation rate of Al is significantly improved, and a practical p-type semiconductor layer can be obtained. Figure 2 a-d
1A and 2B are cross-sectional views at each stage for explaining the method for creating an A1 diffusion layer used for isolation between Pn junction elements in a bipolar integrated circuit as an application example of the present invention. After forming the layer 2, an n-type epitaxial layer 3 is grown thereon, giving the collector layer 2 a buried configuration (FIG. 2a).
次に通常の工程と同様に表面上に酸化膜4を形成し、こ
の酸化膜4に分離拡散用の窓5をあけ、酸化膜4および
窓5の全面に亘つてAl+イオン6を注入する(第2図
b)。この注入量は目的とするPn接合素子間分離が可
能な量以上であればよいのであるが、通常は1×101
5〜1X1016/ばの範囲が用いられる。また、注入
エネルギーはできるだけ高い方が望ましいが、マスク用
の酸化膜4をAトイオンが突き抜けることがない程度に
しなければならない。通常、注入エネルギーは100〜
200keが望ましく、100keVでは5000人、
200keVでは1μの厚さの酸化膜4が必要である。
つ・゛いて、A1の熱拡散を行つて、Al拡散層7をn
形エピタキシヤル層3を突き抜けてp形基板1に達する
ように形成する。Next, as in the usual process, an oxide film 4 is formed on the surface, a window 5 for isolation and diffusion is opened in this oxide film 4, and Al+ ions 6 are implanted over the entire surface of the oxide film 4 and the window 5 ( Figure 2 b). This implantation amount only needs to be greater than the amount that enables the desired isolation between Pn junction elements, but it is usually 1×101
A range of 5 to 1×10 16 /ba is used. Further, although it is desirable that the implantation energy be as high as possible, it must be set to such an extent that the A ions do not penetrate through the oxide film 4 used as a mask. Usually, the injection energy is 100~
200keV is desirable, 5000 people at 100keV,
At 200 keV, an oxide film 4 of 1 μm thickness is required.
Then, heat diffusion of A1 is performed to form the Al diffusion layer 7.
It is formed so as to penetrate through the p-type epitaxial layer 3 and reach the p-type substrate 1.
この拡散条件の一例を示すと、厚さ4μのエピタキシヤ
ル層3に対して、エネルギー100keVで1×101
6/CIn3の量を注入したA1+イオン注入層につい
ては1100℃で3時間以上のドライブ拡散が必要であ
る。しかし、このま・ではAlの活性化率はたかだか1
0%程度であるので、これを活性化するためにこの発明
の主工程であるプロトン(もしくはH+−8イオン)8
の照射注入を行う (第2図c)。この照射注入エネル
ギーは厚さ4μのエピタキシヤル層3の分離をするA1
拡散層7を活性化すには200keV程度を必要とし、
200keVのプロトンは1粒子当り数十個の空孔をつ
くるので、プロトン注入量は1×1014〜5×101
5/CIIl3程度あれば十分効果的である。その後に
第2図dに示すように所望パターンの酸化膜マスク9を
通してペース領域10などを拡散形成されて半導体装置
は完成する。To give an example of this diffusion condition, for the epitaxial layer 3 with a thickness of 4μ, the energy is 100keV and 1×101
For the A1+ ion-implanted layer implanted with an amount of 6/CIn3, drive diffusion at 1100° C. for 3 hours or more is required. However, recently, the activation rate of Al was only 1.
Since it is about 0%, in order to activate it, protons (or H+-8 ions) 8, which is the main step of this invention, are
Perform irradiation injection (Figure 2c). This irradiation implant energy separates the epitaxial layer 3 with a thickness of 4μ from A1.
Approximately 200 keV is required to activate the diffusion layer 7,
Since 200 keV protons create several dozen vacancies per particle, the proton injection amount is 1 x 1014 to 5 x 101.
A concentration of about 5/CIIl3 is sufficiently effective. Thereafter, as shown in FIG. 2d, a space region 10 and the like are diffused through an oxide film mask 9 of a desired pattern to complete the semiconductor device.
そして、プロトン、H+←8イオンのような軽粒子イオ
ンを照射し活性化したA1拡散層71について、前記式
〔2〕の反応を促進するために適当な熱処理が望ましい
が、上記ベース領域10などの形成時の熱処理を利用し
てもよい。The A1 diffusion layer 71 activated by irradiation with light particle ions such as protons and H+←8 ions is preferably subjected to appropriate heat treatment in order to promote the reaction of formula [2]. Heat treatment during formation may also be used.
第3図はAl拡散層71における各種粒子の分布を示す
図で、横軸に表面からの深さ、縦軸に濃度を示す。FIG. 3 is a diagram showing the distribution of various particles in the Al diffusion layer 71, where the horizontal axis shows the depth from the surface and the vertical axis shows the concentration.
曲線AはAl原子、曲線Bは空孔、曲線Cは格子間Si
原子、曲線Dはプロトンの濃度分布を示すものである。
このようにして、この発明の方法によつて拡散層内のA
lの活性化率を30〜60%に向上することができ、A
l拡散層をPn接合素子間の分離に実用可能になつた。Curve A is Al atoms, curve B is vacancies, and curve C is interstitial Si.
Atom, curve D shows the concentration distribution of protons.
In this way, by the method of the present invention, A
The activation rate of A can be improved to 30-60%, and
It has become possible to use l diffusion layers for isolation between Pn junction elements.
ところで、A1はこの後の工程において拡散され易いの
で、以後の熱処理温度はできる限り低くすることが望ま
しく、また最初のA1拡散層の形成時に以後の拡がりを
考慮して幅を狭く形成しておくことも必要である。この
Alの拡散係数は格子間A1原子の方が置換Al原子に
比して格段に大きいのであるが、この発明の方法では格
子間Al原子を少なくするので上述の拡散層の拡がりの
問題も大いに緩和される。この発明の方法は上記実施例
のような場合の他に、Npnp接合を有するサイリスタ
などの分離にも有効に利用できるものである。By the way, since A1 is easily diffused in subsequent steps, it is desirable to keep the subsequent heat treatment temperature as low as possible, and when forming the first A1 diffusion layer, the width is formed to be narrow in consideration of subsequent spreading. It is also necessary. The diffusion coefficient of this Al is much larger for interstitial Al atoms than for substituted Al atoms, but since the method of this invention reduces the number of interstitial Al atoms, the above-mentioned problem of spreading of the diffusion layer is greatly resolved. eased. The method of the present invention can be effectively used not only in the above-mentioned embodiments but also in separating thyristors having Npnp junctions.
以上詳述したように、この発明では半導体中にアルミニ
ウムをドープし、そのドープ領域に軽粒子イオンを照射
することによつて、従来困難とされていた半導体中へ拡
散されたアルミニウムの活性化が可能となり、アルミニ
ウムの拡散係数の大きい点を活用して深いp形拡散層が
有効に形成され、これを素子間分離などに応用すれば、
分離拡散用の熱処理時間が1/3〜1/5に短縮でき、
半導体装置の他の部分への熱処理の影響が大幅に軽減で
き製品の性能向上に役立つとともに、工程の効率化も可
能である。As detailed above, in this invention, by doping aluminum into a semiconductor and irradiating the doped region with light particle ions, it is possible to activate the aluminum diffused into the semiconductor, which was previously considered difficult. This makes it possible to effectively form a deep p-type diffusion layer by taking advantage of aluminum's large diffusion coefficient, and if this is applied to device isolation, etc.
The heat treatment time for separation and diffusion can be reduced to 1/3 to 1/5,
The effect of heat treatment on other parts of the semiconductor device can be significantly reduced, helping to improve the performance of the product and also making the process more efficient.
第1図はシリコン中にアルミニウムをドープして、その
領域に軽粒子イオンを照射した時のシリコン結晶内のア
ルミニウム、空孔および格子間シリコン原子の深さ方向
の濃度分布を示す図、第2図a−dはこの発明の一適用
例を示すための各工程段階での断面図、第3図は第2図
に示した適用例におけるアルミニウム拡散層における各
種粒子の濃度分布を示す図である。
図において、1はp形基板、3はn形エピタキシヤル層
、4は酸化膜マスク、5は窓、6はアルミニウムイオン
、7はアルミニウムドーピング領域、8は軽粒子イオン
、71は活性化されたアルミニウム拡散層である。Figure 1 is a diagram showing the concentration distribution in the depth direction of aluminum, vacancies, and interstitial silicon atoms in a silicon crystal when aluminum is doped into silicon and light particle ions are irradiated to that region. Figures a to d are cross-sectional views at each process step to show an example of application of the present invention, and Figure 3 is a diagram showing the concentration distribution of various particles in the aluminum diffusion layer in the example of application shown in Figure 2. . In the figure, 1 is a p-type substrate, 3 is an n-type epitaxial layer, 4 is an oxide film mask, 5 is a window, 6 is an aluminum ion, 7 is an aluminum doped region, 8 is a light particle ion, and 71 is an activated region. This is an aluminum diffusion layer.
Claims (1)
ミニウムがドープされた半導体領域に軽粒子イオンを照
射してp形半導体領域を形成する工程を備えた半導体装
置の製造方法。 2 アルミニウムをイオン注入後、熱拡散させてドープ
することを特徴とする特許請求の範囲第1項記載の半導
体装置の製造方法。 3 アルミニウムがドープされた半導体領域にプロトン
を照射することを特徴とする特許請求の範囲第1項もし
くは第2項記載の半導体装置の製造方法。 4 アルミニウムがドープされた半導体領域にヘリウム
イオンを照射することを特徴とする特許請求の範囲第1
項もしくは第2項記載の半導体装置の製造方法。[Scope of Claims] 1. A method for manufacturing a semiconductor device, comprising the steps of doping aluminum into a semiconductor and then irradiating the aluminum-doped semiconductor region with light particle ions to form a p-type semiconductor region. 2. The method of manufacturing a semiconductor device according to claim 1, wherein aluminum is ion-implanted and then doped by thermal diffusion. 3. A method for manufacturing a semiconductor device according to claim 1 or 2, characterized in that protons are irradiated to a semiconductor region doped with aluminum. 4 Claim 1 characterized in that helium ions are irradiated onto a semiconductor region doped with aluminum.
A method for manufacturing a semiconductor device according to item 1 or 2.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6235177A JPS5952532B2 (en) | 1977-05-27 | 1977-05-27 | Manufacturing method of semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6235177A JPS5952532B2 (en) | 1977-05-27 | 1977-05-27 | Manufacturing method of semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS53147461A JPS53147461A (en) | 1978-12-22 |
| JPS5952532B2 true JPS5952532B2 (en) | 1984-12-20 |
Family
ID=13197606
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6235177A Expired JPS5952532B2 (en) | 1977-05-27 | 1977-05-27 | Manufacturing method of semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5952532B2 (en) |
-
1977
- 1977-05-27 JP JP6235177A patent/JPS5952532B2/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS53147461A (en) | 1978-12-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4357622A (en) | Complementary transistor structure | |
| US4431460A (en) | Method of producing shallow, narrow base bipolar transistor structures via dual implantations of selected polycrystalline layer | |
| JPS5952533B2 (en) | How to create doped regions in semiconductors | |
| US4377901A (en) | Method of manufacturing solar cells | |
| GB1415500A (en) | Semiconductor devices | |
| US3761319A (en) | Methods of manufacturing semiconductor devices | |
| JPS6361777B2 (en) | ||
| GB1558937A (en) | Semiconductor components | |
| US4485552A (en) | Complementary transistor structure and method for manufacture | |
| JP3405766B2 (en) | Method for manufacturing semiconductor device | |
| JPS5917243A (en) | Manufacture of semiconductor device | |
| JP3165051B2 (en) | Semiconductor element well formation method | |
| JPS5952532B2 (en) | Manufacturing method of semiconductor device | |
| JPS6325508B2 (en) | ||
| JPH03131020A (en) | Manufacture of semiconductor device | |
| JPH0526343B2 (en) | ||
| JPH1187260A (en) | Method for manufacturing semiconductor device | |
| JPH08274111A (en) | Bipolar silicon transistor and manufacturing method thereof | |
| JP2563798B2 (en) | Method for manufacturing semiconductor device | |
| JPS59152665A (en) | Semiconductor device and manufacture thereof | |
| JPH0441503B2 (en) | ||
| JPS6129538B2 (en) | ||
| JPS6211504B2 (en) | ||
| JPS60149125A (en) | Method for impurity doping into semiconductor substrate | |
| JPS63144567A (en) | Manufacture of semiconductor device |