Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPS596509B2 - Processing method for semiconductor wafers - Google Patents
[go: Go Back, main page]

JPS596509B2 - Processing method for semiconductor wafers - Google Patents

Processing method for semiconductor wafers

Info

Publication number
JPS596509B2
JPS596509B2 JP16497579A JP16497579A JPS596509B2 JP S596509 B2 JPS596509 B2 JP S596509B2 JP 16497579 A JP16497579 A JP 16497579A JP 16497579 A JP16497579 A JP 16497579A JP S596509 B2 JPS596509 B2 JP S596509B2
Authority
JP
Japan
Prior art keywords
semiconductor wafers
susceptor
reactive gas
gas
dimensionally arranged
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP16497579A
Other languages
Japanese (ja)
Other versions
JPS5687329A (en
Inventor
格 山仲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electronics Corp filed Critical Matsushita Electronics Corp
Priority to JP16497579A priority Critical patent/JPS596509B2/en
Publication of JPS5687329A publication Critical patent/JPS5687329A/en
Publication of JPS596509B2 publication Critical patent/JPS596509B2/en
Expired legal-status Critical Current

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/50Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating using electric discharges

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Plasma & Fusion (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Description

【発明の詳細な説明】 本発明は半導体装置の製造方法特にプラズマ活性化した
ガスを用いてシリコンウェハ等の半導体基板を処理する
方法に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method of manufacturing a semiconductor device, and particularly to a method of processing a semiconductor substrate such as a silicon wafer using plasma-activated gas.

半導体装置の製造にあたつては、レジスト層・アルミニ
ウム等の金属層・窒化シリコン・酸化シリコン等の絶縁
層あるいは多結晶シリコン層を形成したり、パターン形
成のためにその一部分をエッチングして除去する工程が
不可欠となつている。
When manufacturing semiconductor devices, a resist layer, a metal layer such as aluminum, an insulating layer such as silicon nitride or silicon oxide, or a polycrystalline silicon layer is formed, and a portion of it is etched and removed to form a pattern. The process of doing so has become essential.

近年、窒化シリコン膜等の絶縁層の形成には、比較的低
温で堆積でき半導体装置の特性に及ぼす影響が少ないこ
とから、プラズマ堆積方法が広く利用されている。また
、半導体装置の高集積化・微細化に伴ない、半導体基板
上に形成した各種の被膜のエッチングに際してサイドエ
ッチが少なく微細加工が可能であることから、テトラフ
ルオルメタン(CF4)・ヘキサフロロエタン(C2F
6)・オクタフロロプロパン(C3F8)・四塩化炭素
(CCl4)等のガスを用いたプラズマエッチング方法
が広く採用されている。たとえば、シリコンウェハ上に
、窒化シリコン膜を堆積する従来の装置とこれを用いた
堆積方法を、第1図に示す断面図を参照しつつ説明する
In recent years, plasma deposition methods have been widely used to form insulating layers such as silicon nitride films because they can be deposited at relatively low temperatures and have little effect on the characteristics of semiconductor devices. In addition, with the increasing integration and miniaturization of semiconductor devices, tetrafluoromethane (CF4) Ethane (C2F
6) Plasma etching methods using gases such as octafluoropropane (C3F8) and carbon tetrachloride (CCl4) are widely used. For example, a conventional apparatus for depositing a silicon nitride film on a silicon wafer and a deposition method using the same will be explained with reference to the cross-sectional view shown in FIG.

この装置は、シリコンウェハ1をのせるサセプタ2とこ
れに対向するように、反応ガス供給器4とが反応室3内
に設置されており、このガスの供給器4の下面、つまり
ウェハ1に対向する面には多数のガス吹き出し孔5が等
間隔で均一に並列配置され、またこの面はサセプタ2の
上のウェハ1にほゞ平行に構成されている。反応ガスと
してモノシラン(SiH4)とアンモニア(NH3)が
配管6からガス供給器4へ道られ、孔5を通じて反応室
3内へ供給される。反応器内は、排気ポンプ(図示せず
)により、内圧を0.1〜2Torrに制御される。ガ
ス供給器4とサセプタ2をそれぞれ高周゜ 波電極と兼
ねさせる構造とし、これに高周波を印加し両者の間にプ
ラズマを発生し、窒化シリコン膜をウェハの上に堆積す
る。サセプタは室温のこともあるが、100〜400℃
程度に加熱することが多い。従来の方法の欠点は、得ら
れる窒化シリコン膜の厚さが不均一で、ロッド内でのば
らつきの大きいことである。
In this apparatus, a susceptor 2 on which a silicon wafer 1 is placed and a reaction gas supply device 4 are installed in a reaction chamber 3 to face the susceptor 2. A large number of gas blowing holes 5 are uniformly arranged in parallel at equal intervals on the opposing surface, and this surface is configured to be approximately parallel to the wafer 1 on the susceptor 2. Monosilane (SiH4) and ammonia (NH3) as reaction gases are routed from piping 6 to gas supply device 4 and supplied into reaction chamber 3 through hole 5. The internal pressure inside the reactor is controlled to 0.1 to 2 Torr by an exhaust pump (not shown). The gas supply device 4 and the susceptor 2 are each structured to serve as a high frequency electrode, and a high frequency is applied to them to generate plasma between them, thereby depositing a silicon nitride film on the wafer. The susceptor may be at room temperature, but the temperature is between 100 and 400℃.
It is often heated to a certain degree. A disadvantage of the conventional method is that the thickness of the resulting silicon nitride film is non-uniform and has large variations within the rod.

上述の例では、中央部のウェハIAに堆積される窒化シ
リコン膜の厚さに対して周縁部のウエハ1Bの膜厚は1
0〜20%ほど薄い。これには、プラズマの効果が中央
部とエツジ部で異なること、サセプタの温度の均一性が
十分に制御できないこと等の多くの原因が考えられ、現
在のところ十分満足できるまでには解決されていない。
本発明は得られる膜厚の不均一を補正し、ロッド内での
ばらつきを小さくすることを可能とし、連続して製造す
る場合に特に効果の著しい方法を与えるものである。
In the above example, the thickness of the silicon nitride film deposited on the wafer IA at the center is 1.
It is about 0-20% thinner. There are many possible causes for this, including the fact that the plasma effect is different between the center and the edges, and the temperature uniformity of the susceptor cannot be sufficiently controlled, but these have not yet been resolved to a satisfactory level. do not have.
The present invention makes it possible to correct the non-uniformity of the obtained film thickness and reduce the variation within the rod, and provides a method that is particularly effective in continuous production.

本発明の方法で用いられる装置を第2図に示す断面図に
依つて説明する。
The apparatus used in the method of the present invention will be explained with reference to the sectional view shown in FIG.

サセプタ2およびガス供給器4はいずれも円板状でかつ
ほマ同じ大きさであり、反応室内で平行に対向配置され
ている。ガス供給器は2つのガス供給部すなわちガス供
給プロツク4A及び4Bから構成され、両側の4Bの部
分は環状となつて互に連なつている。これらのプロツク
にガスを供給する配管6A,6Bの各各には流量を調整
・設定するための装置7A,7Bが接続され、反応ガス
の流量を制御する。流量の調整設定装置7A,7Bには
、マスフローメーター或は二ードルバルブ等を用いるこ
とができる。この堆積装置を用いて窒化シリコン膜を形
成するにあたつては、まず、モノシラン(SiH4)と
アンモニア(NH3)からなる混合ガスを配管6A,6
Bの各々に流し、周縁部のプロツク4Bに供給される量
がより多くなるように流量調整設定装置7A,7Bを調
整しつつ、従来と同様に高周波電力を印加する。このよ
うな条件設定の下では、シリコンウエハ1Bに対する反
応ガスの供給量が、シリコンウエハ1Aに対する反応ガ
スの供給量より多くなり、周縁部に位置するシリコンウ
エハ1Bの膜厚が薄くなる傾向が補正される。
Both the susceptor 2 and the gas supply device 4 are disk-shaped and have almost the same size, and are arranged in parallel to each other in the reaction chamber. The gas supply device is composed of two gas supply sections, ie, gas supply blocks 4A and 4B, and the portions 4B on both sides are connected to each other in an annular shape. Devices 7A and 7B for adjusting and setting the flow rate are connected to each of the pipes 6A and 6B for supplying gas to these blocks to control the flow rate of the reaction gas. A mass flow meter, a needle valve, or the like can be used as the flow rate adjustment/setting devices 7A, 7B. When forming a silicon nitride film using this deposition apparatus, first, a mixed gas consisting of monosilane (SiH4) and ammonia (NH3) is introduced into the pipes 6A and 6.
High-frequency power is applied in the same manner as in the conventional method while adjusting the flow rate adjusting and setting devices 7A and 7B so that the amount supplied to each block 4B at the peripheral edge increases. Under such condition settings, the amount of reactive gas supplied to the silicon wafer 1B will be greater than the amount of reactive gas supplied to the silicon wafer 1A, and the tendency for the film thickness of the silicon wafer 1B located at the periphery to become thinner will be corrected. be done.

したがつて、得られる窒化シリコンの膜厚は均一で再現
性のよいものであつた。以上の説明では、周縁部に配置
されたウエハ1Bに堆積される膜厚が薄くなる傾向のあ
るときはこの位置に対応するガス供給器のプロツク4B
からの反応ガスの供給量を多くすることによつてこの傾
向を補正し、膜厚の均一化をはかる場合を例示したが、
前記の傾向とは逆に中央部で膜厚が薄くなる傾向がある
ときには混合ガス流量設定装置による調整を上記とは逆
にし、中央部に位置するシリコンウエハ1Aに多量の反
応ガスを供給することによりこの傾向をなくすことがで
きる。
Therefore, the thickness of the silicon nitride obtained was uniform and had good reproducibility. In the above explanation, when the film deposited on the wafer 1B located at the peripheral edge tends to become thinner, the gas supply device 4B corresponding to this position is
We have exemplified the case where this tendency is corrected by increasing the amount of reactant gas supplied from the film to make the film thickness uniform.
When there is a tendency for the film thickness to become thinner in the center, contrary to the above-mentioned tendency, the adjustment by the mixed gas flow rate setting device is reversed to the above, and a large amount of reactive gas is supplied to the silicon wafer 1A located in the center. This tendency can be eliminated by

なお、流量をいかにするかは実験的に決定することがで
きる。また連続して製造を行なう場合には、直前のロッ
ドの結果を考え合わせてガス流量を設定し、次のロッド
の堆積を実施すれば更にばらつきを小さくすることがで
きる。
Note that the flow rate can be determined experimentally. Furthermore, in the case of continuous production, variations can be further reduced by setting the gas flow rate in consideration of the results of the immediately previous rod and depositing the next rod.

本発明の方法によれば、反応ガスの供給量をある程度自
由に調整・設定できるため、各種の条件の変動に伴なつ
て生ずるばらつきを、その都度ガス流量を補正しながら
製造を行なうことにより小さく抑えることができる利点
がある。
According to the method of the present invention, the supply amount of the reaction gas can be adjusted and set with some degree of freedom, so variations that occur due to fluctuations in various conditions can be reduced by correcting the gas flow rate each time during manufacturing. There is an advantage that it can be suppressed.

上記の説明ではガス供給器を2つのプロツクとしたが、
3つ以上にし更に細かく制御することもでき、さらに1
つのガス流量調整設定装置を複数のプロクに接続する構
成を部分的に用いることもできる。また、窒化シリコン
膜の堆積を例として挙げたが、酸化シリコン等の他の膜
の堆積にも適用できる。更に、プラズマを利用したエツ
チングのばらつきに対しても供給する反応ガスの量によ
つてエツチング量が変る範囲においては、本発明の趣旨
従つた装置を用いることができる。これまで述べて来た
ように、本発明の方法に依れば、プラズマ堆積する各種
物質層の膜厚の不均一性或はプテズマエツチングする各
種膜のエツチング量の不均一性を改善することができる
In the above explanation, the gas supply device was made into two blocks, but
You can control more finely by setting 3 or more, and you can also set 1
It is also possible to partially use a configuration in which one gas flow rate adjustment setting device is connected to a plurality of procs. Further, although the deposition of a silicon nitride film is taken as an example, the present invention can also be applied to the deposition of other films such as silicon oxide. Further, even in response to variations in etching using plasma, an apparatus according to the spirit of the present invention can be used as long as the amount of etching changes depending on the amount of reactant gas supplied. As described above, according to the method of the present invention, it is possible to improve the non-uniformity of the film thickness of various material layers deposited by plasma or the non-uniformity of the etching amount of various films subjected to ptezuma etching. I can do it.

殊に連続して処理を行なう場合には直前の処理ロッドの
結果をフイードバツクすることができ、各種条件の変動
にも対応することができ、一層ばらつきを小さくできる
等工業上優れた利点を有するものである。
In particular, when performing continuous processing, it is possible to feed back the results of the immediately preceding processing rod, and it has excellent industrial advantages such as being able to respond to changes in various conditions and further reducing dispersion. It is.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来法で用いられるプラズマ処理装置の概略断
面図、第2図は本発明の方法に用いるプラズマ処理装置
の概略構造の断面図である。 1・・・・・・ウエハ、2・・・・・・サセプター、4
A,4B・・・・・・ガス供給器のプロツク部分、6A
,6B・・・・・・配管、7A,7B・・・・・・流量
調整設定装置。
FIG. 1 is a schematic sectional view of a plasma processing apparatus used in a conventional method, and FIG. 2 is a sectional view of a schematic structure of a plasma processing apparatus used in the method of the present invention. 1...Wafer, 2...Susceptor, 4
A, 4B・・・Protect part of gas supply device, 6A
, 6B...Piping, 7A, 7B...Flow rate adjustment setting device.

Claims (1)

【特許請求の範囲】[Claims] 1 多数枚の半導体ウェハが2次元的に配置可能なサセ
プタの周辺部と対向する第1の反応ガス噴出ブロックと
、同第1の反応ガス噴出ブロックで包囲され、サセプタ
の周辺部を除く残余の部分と対向する第2の反応ガス噴
出ブロックで形成された反応ガス供給器をもつプラズマ
処理装置の、前記サセプタ上に多数枚の半導体ウェハを
2次元的に、配置するとともに、前記第1および第2の
反応ガス噴出ブロックに流量が異なる反応ガスを送り込
み、各反応ガス噴出ブロックの反応ガス噴出孔から異な
る量の反応ガスを2次元配置した半導体ウェハ上へ供給
し、多数枚の半導体ウェハを同時にプラズマ処理するこ
とを特徴とする半導体ウェハの処理方法。
1. A first reactive gas jetting block facing the peripheral part of a susceptor in which a large number of semiconductor wafers can be two-dimensionally arranged; A plurality of semiconductor wafers are two-dimensionally arranged on the susceptor of a plasma processing apparatus having a reaction gas supply device formed by a second reaction gas ejection block facing the first and second reaction gas ejection blocks. Reactant gases with different flow rates are sent to the two reactive gas jetting blocks, and different amounts of reactive gases are supplied from the reactive gas jetting holes of each reactive gas jetting block onto the two-dimensionally arranged semiconductor wafers, thereby simultaneously processing a large number of semiconductor wafers. A semiconductor wafer processing method characterized by plasma processing.
JP16497579A 1979-12-18 1979-12-18 Processing method for semiconductor wafers Expired JPS596509B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16497579A JPS596509B2 (en) 1979-12-18 1979-12-18 Processing method for semiconductor wafers

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16497579A JPS596509B2 (en) 1979-12-18 1979-12-18 Processing method for semiconductor wafers

Publications (2)

Publication Number Publication Date
JPS5687329A JPS5687329A (en) 1981-07-15
JPS596509B2 true JPS596509B2 (en) 1984-02-13

Family

ID=15803437

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16497579A Expired JPS596509B2 (en) 1979-12-18 1979-12-18 Processing method for semiconductor wafers

Country Status (1)

Country Link
JP (1) JPS596509B2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5840834U (en) * 1981-09-14 1983-03-17 日本電気株式会社 Vapor phase growth equipment
JPH0766917B2 (en) * 1987-05-25 1995-07-19 東京エレクトロン株式会社 Ashing method
US8195693B2 (en) 2004-12-16 2012-06-05 International Business Machines Corporation Automatic composition of services through semantic attribute matching
JP2013159798A (en) * 2012-02-02 2013-08-19 Mitsubishi Electric Corp Plasma cvd device

Also Published As

Publication number Publication date
JPS5687329A (en) 1981-07-15

Similar Documents

Publication Publication Date Title
JP3265042B2 (en) Film formation method
US9466506B2 (en) Substrate processing system, gas supply unit, method of substrate processing, computer program, and storage medium
JP3184000B2 (en) Method and apparatus for forming thin film
JP3164956B2 (en) Method for depositing amorphous silicon thin film at high deposition rate on large area glass substrate by CVD
TW201900919A (en) Film forming method of 矽 nitride film and film forming device
US6537677B1 (en) Process for fabricating films of uniform properties on semiconductor devices
US5390626A (en) Process for formation of silicon carbide film
EP0251650B1 (en) Process for the formation of phosphosilicate glass coating
WO1994006571A1 (en) Film uniformity by selective pressure gradient control
JPS596509B2 (en) Processing method for semiconductor wafers
JPH10189695A (en) Vapor growth susceptor and manufacture thereof
JPS6053751B2 (en) plasma processing equipment
JP2018081964A (en) Deposition device
JPH0610140A (en) Thin film deposition device
JPH0766139A (en) Chemical vapor deposition equipment
JPS62214614A (en) Low pressure CVD equipment
JP2000332012A (en) Silicon nitride film forming method
JPS6236280Y2 (en)
CN115572956B (en) Method for controlling thickness uniformity of atomic layer chemical deposition films on wafers
JP2762576B2 (en) Vapor phase growth equipment
JPS58132932A (en) Plasma processing device
JP2000269141A (en) Plasma processing equipment
JP2002141290A (en) Semiconductor manufacturing equipment
JP3100702B2 (en) Reduced pressure chemical reaction method and apparatus
JPH03224222A (en) Film formation