Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPS6050348B2 - Exterior plating method for semiconductor devices - Google Patents
[go: Go Back, main page]

JPS6050348B2 - Exterior plating method for semiconductor devices - Google Patents

Exterior plating method for semiconductor devices

Info

Publication number
JPS6050348B2
JPS6050348B2 JP55078203A JP7820380A JPS6050348B2 JP S6050348 B2 JPS6050348 B2 JP S6050348B2 JP 55078203 A JP55078203 A JP 55078203A JP 7820380 A JP7820380 A JP 7820380A JP S6050348 B2 JPS6050348 B2 JP S6050348B2
Authority
JP
Japan
Prior art keywords
plating
lead frame
semiconductor devices
semiconductor device
exterior
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55078203A
Other languages
Japanese (ja)
Other versions
JPS574150A (en
Inventor
克尚 竹原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP55078203A priority Critical patent/JPS6050348B2/en
Publication of JPS574150A publication Critical patent/JPS574150A/en
Publication of JPS6050348B2 publication Critical patent/JPS6050348B2/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01Manufacture or treatment
    • H10W70/04Manufacture or treatment of leadframes

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
  • Electroplating Methods And Accessories (AREA)

Description

【発明の詳細な説明】 この発明は、半導体装置の外装メッキ方法に関。[Detailed description of the invention] The present invention relates to an exterior plating method for semiconductor devices.

するものである。半導体装置にはその製造面において、
個々に独立して製造されるものと、一枚のリードフレー
ム枠に連続して形成され、最終的に個々に分割されるも
のとがある。
It is something to do. In terms of manufacturing semiconductor devices,
There are those that are manufactured individually and those that are continuously formed on a single lead frame and finally divided into individual pieces.

ここでは、後者を例にとつて、従来のものを説明する。
従来の半導体装置の外装メッキのリードフレームをメッ
キ治具に取り付ける方法を第1図に示す。
Here, the conventional method will be explained using the latter as an example.
FIG. 1 shows a conventional method for attaching a lead frame for exterior plating of a semiconductor device to a plating jig.

半導体装置1を形成したリードフレーム2には孔3が設
けられ、この孔3はメッキ治具5から突出した接触端子
4に引つ掛けられる。
A lead frame 2 on which a semiconductor device 1 is formed is provided with a hole 3, into which a contact terminal 4 protruding from a plating jig 5 is hooked.

メッキ治具5にはメッキ装置の槽の大きさに応じて、複
数のリードフレーム2が装填される。メッキの際に必要
な電流は、メッキ治具5より接触端子4を通じて、リー
ドフレーム2の孔3の接点からリードフレーム2へ供給
される。この従来の方法による場合、つぎのような欠点
がある。
A plurality of lead frames 2 are loaded into the plating jig 5 according to the size of the tank of the plating apparatus. The current necessary for plating is supplied from the plating jig 5 to the lead frame 2 through the contact terminal 4 and from the contact point in the hole 3 of the lead frame 2. This conventional method has the following drawbacks.

1 メッキ治具5の形状が弱く、接触端子4も細い導線
であるため、リードフレーム2の自動装填が困難である
。このため、メッキ治具5にリードフレーム2を装填す
るのに手作業に頼らなければならず、加工費が高くなる
。2 作業性の面で、接触端子4はせいせい1り−ドフ
レーム当り2ケ所となるため、リードフレーム2の固定
が不安定で、接触不良からメッキ不良となりやすい。
1. Automatic loading of the lead frame 2 is difficult because the shape of the plating jig 5 is weak and the contact terminal 4 is also a thin conducting wire. For this reason, loading the lead frame 2 into the plating jig 5 requires manual labor, which increases processing costs. 2. In terms of workability, since there are only two contact terminals 4 per lead frame, the fixation of the lead frame 2 is unstable, and poor contact tends to result in poor plating.

3 メッキ治具5の接触端子4にもメッキが付着するた
め、一定期間ごとに再生が必要である。
3. Since plating also adheres to the contact terminals 4 of the plating jig 5, it is necessary to regenerate them at regular intervals.

この発明は上記のような従来のものの欠点を除去するた
めになされたもので、メッキ治具への半導体装置の装填
自動化をはかり、メッキ治具の再生を不要にするととも
に、メッキ不良を生じない半導体装置の外装メッキ方法
を提供することを目的としている。以下、この発明の一
実施例を図面を参考に説明・する。
This invention was made in order to eliminate the drawbacks of the conventional ones as described above, and aims to automate the loading of semiconductor devices into plating jigs, eliminate the need to recycle plating jigs, and eliminate plating defects. The purpose of this invention is to provide an exterior plating method for semiconductor devices. An embodiment of the present invention will be described below with reference to the drawings.

第2図に示すように複数個の半導体装置1を形成したリ
ードフレーム2は導電性の細線6により、この細線6を
撚り合わせて1ケ所以上て接触および固定される。リー
ドフレーム2はメッキ装7置の槽に合せて、たとえば数
十〜数百枚、細線6でつながれ、連続体 となる。その
連続体7は細線6によりメッキ治具5の接触端子4に連
結され、メッキ液中に吊り下げられる。この場合、接触
端子4はメッキ液に浸漬する必要はない。また、メッキ
に必要な電流はメッキ治具5より接触端子4を通り、細
線6を通じて、各リードフレーム2へ供給される。接触
端子4はメッキ液に入る必要はないので、メッキの付着
を受けることはなく、再生の必要はない。また接触端子
4はリードフレーム2の孔3とと無関係となるので、充
分な強度を有するものとして、細線6を強固に支持する
ことができる。しかもリードフレーム2は撚り合せた細
線6で固定されるため、メッキ作業中の衝撃によりはず
れることがない。すなわち、リードフレーム2は細線6
を介して接触端子4に安定良く吊時され、メッキ不良が
防止される。またリードフレーム2を自動的にならべ、
細線6で撚り合せる装置は、比較的簡単に準備できる。
な,お、細線6に安価な材質のものを選べは、その細線
は一度の使用て廃却してもよい。なお、この発明はリー
ドフレーム状の半導体装置の場合について説明したが、
個々に分離した半導体装置に外装メッキを施す場合にも
同様に実施することができる。
As shown in FIG. 2, a lead frame 2 on which a plurality of semiconductor devices 1 are formed is brought into contact with and fixed at one or more points using conductive thin wires 6 by twisting the thin wires 6 together. For example, tens to hundreds of lead frames 2 are connected with thin wires 6 to form a continuous body in accordance with the tank of the plating device 7. The continuous body 7 is connected to the contact terminal 4 of the plating jig 5 by a thin wire 6 and suspended in the plating solution. In this case, the contact terminals 4 do not need to be immersed in the plating solution. Further, the current necessary for plating is supplied from the plating jig 5 to each lead frame 2 through the contact terminal 4 and the thin wire 6. Since the contact terminal 4 does not need to be immersed in the plating solution, it is not subject to plating and does not need to be regenerated. Further, since the contact terminal 4 is independent of the hole 3 of the lead frame 2, it has sufficient strength and can firmly support the thin wire 6. Moreover, since the lead frame 2 is fixed by the twisted thin wires 6, it will not come off due to impact during plating work. That is, the lead frame 2 has a thin wire 6
It is hung stably on the contact terminal 4 via the contact terminal 4, thereby preventing plating defects. Also, automatically align lead frame 2,
A device for twisting thin wires 6 can be prepared relatively easily.
Incidentally, if a cheap material is selected for the thin wire 6, the thin wire may be used once and then discarded. Note that although this invention has been described in the case of a lead frame-shaped semiconductor device,
The same method can be applied when external plating is applied to individual semiconductor devices.

以上のように、この発明によれば、メッキ治具への半導
体装置の装填自動化をはかりメッキ治具の再生を不要に
し、かつメッキ不良を生じない半導体装置の外装メッキ
方法が提供される。
As described above, the present invention provides an exterior plating method for semiconductor devices that automates the loading of semiconductor devices onto a plating jig, eliminates the need to recycle the plating jig, and does not cause plating defects.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の半導体装置の外装メッキ方法を示す斜視
図、第2図はこの発明の一実施例にかかる半導体装置の
外装メッキ方法を示す斜視図である。 1・・・・・・半導体装置、2・・・・・・リードフレ
ーム、4・・・接触端子、5・・・・・・メッキ治具、
6・・・・・・細線、7・・・・・・連続体。
FIG. 1 is a perspective view showing a conventional method for plating the exterior of a semiconductor device, and FIG. 2 is a perspective view showing a method for plating the exterior of a semiconductor device according to an embodiment of the present invention. 1... Semiconductor device, 2... Lead frame, 4... Contact terminal, 5... Plating jig,
6... Thin line, 7... Continuum.

Claims (1)

【特許請求の範囲】[Claims] 1 半導体装置に外装メッキを施すに際し、複数個の半
導体装置を形成したリードフレームまたは半導体装置単
体のリードフレーム部を導電性の細線で複数個つなぎ、
連続体を形成し、その連続体を上記細線でメッキ治具の
接触端子に連結し、メッキ処理を行なうことを特徴とす
る半導体装置の外装メッキ方法。
1. When applying exterior plating to a semiconductor device, connect multiple lead frames on which multiple semiconductor devices are formed or the lead frame portion of a single semiconductor device with thin conductive wires.
A method for plating the exterior of a semiconductor device, comprising forming a continuous body, connecting the continuous body to a contact terminal of a plating jig using the thin wire, and performing plating processing.
JP55078203A 1980-06-09 1980-06-09 Exterior plating method for semiconductor devices Expired JPS6050348B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55078203A JPS6050348B2 (en) 1980-06-09 1980-06-09 Exterior plating method for semiconductor devices

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55078203A JPS6050348B2 (en) 1980-06-09 1980-06-09 Exterior plating method for semiconductor devices

Publications (2)

Publication Number Publication Date
JPS574150A JPS574150A (en) 1982-01-09
JPS6050348B2 true JPS6050348B2 (en) 1985-11-08

Family

ID=13655455

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55078203A Expired JPS6050348B2 (en) 1980-06-09 1980-06-09 Exterior plating method for semiconductor devices

Country Status (1)

Country Link
JP (1) JPS6050348B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6035871A (en) * 1983-08-08 1985-02-23 Matsushita Electric Ind Co Ltd Optical reader
JPS62108563A (en) * 1985-11-06 1987-05-19 Mitsubishi Electric Corp Plating treater

Also Published As

Publication number Publication date
JPS574150A (en) 1982-01-09

Similar Documents

Publication Publication Date Title
US2483424A (en) Method of soldering terminals for electrical conductors
US4159506A (en) Mounting arrangement for chassis and printed circuit board with method of assembly
US4723925A (en) Crimp contact for a printed circuit board and method
CN108735503B (en) Network transformer production process
JP2001212495A (en) Method for manufacturing parts, device for manufacturing parts, method for forming parts hanging body and device for forming parts hanging body
CN104201534B (en) The erection welding technique and automatic assembling bonding machine of a kind of multimedia wire rod
US4293890A (en) Ceramic capacitor with end terminals
JPS6050348B2 (en) Exterior plating method for semiconductor devices
US4628293A (en) Sub-miniature fuse
DE3468826D1 (en) Method for electrical seam-resistance welding with only one electrode wire, and a welding machine for performing the method, and application of it
JPH0411633B2 (en)
US6149050A (en) Method for attaching solderable wire leads to a lead frame
JPH05258732A (en) Connection between lead wire of small-sized bulb and outer cord for power supply
JPH0280599A (en) Hooking jig for plating of ic reed frame
JPH0124878Y2 (en)
DE2602953A1 (en) Semiautomatic soldering of contacts onto wire - using jig which immerses tip of contact in solder bath
JPH01276613A (en) Manufacture of solid electrolytic capacitor
DE3851242D1 (en) Semi-automatic manufacturing apparatus for electrical bundles and processes.
CN210668963U (en) Connector fixing seat integrating wire arrangement and wire separation
JP2535034B2 (en) Soldering method of terminal parts to package with electronic parts
JPS6050337B2 (en) Manufacturing method of semiconductor device
JPH0113169B2 (en)
JPS581975Y2 (en) Structure of cable connection plate
JPH0145193B2 (en)
JPS6321296B2 (en)