Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPS6112400B2 - - Google Patents
[go: Go Back, main page]

JPS6112400B2 - - Google Patents

Info

Publication number
JPS6112400B2
JPS6112400B2 JP7628077A JP7628077A JPS6112400B2 JP S6112400 B2 JPS6112400 B2 JP S6112400B2 JP 7628077 A JP7628077 A JP 7628077A JP 7628077 A JP7628077 A JP 7628077A JP S6112400 B2 JPS6112400 B2 JP S6112400B2
Authority
JP
Japan
Prior art keywords
multilayer
circuit board
region
hole
holes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP7628077A
Other languages
Japanese (ja)
Other versions
JPS5410970A (en
Inventor
Nobuaki Kimura
Tomotake Kakegawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Mektron KK
Original Assignee
Nippon Mektron KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Mektron KK filed Critical Nippon Mektron KK
Priority to JP7628077A priority Critical patent/JPS5410970A/en
Publication of JPS5410970A publication Critical patent/JPS5410970A/en
Publication of JPS6112400B2 publication Critical patent/JPS6112400B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Combinations Of Printed Boards (AREA)

Description

【発明の詳細な説明】 本発明は、可撓性回路基板と硬質回路基板とを
部分的に積層構造に一体的に形成可能な混成多層
回路基板の好適な製造方法に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a preferred method for manufacturing a hybrid multilayer circuit board that can integrally form a partially laminated structure of a flexible circuit board and a rigid circuit board.

硬質回路基板を多層化構造に構成することによ
つて部品実装密度を高めることは種々の手法で知
られているが、例えばコネクター等の接続手段を
介することなく斯かる硬質回路基板と外部回路と
を可撓性回路基板で接続することは、制限スペー
ス内での接続手段の簡易化、部品実装密度の向上
化、高信頼性並びに低コスト化等の諸要求を適確
に満足せしめるものであつて、その必要性は現今
益々大きなものである。
Various methods are known for increasing component mounting density by configuring a rigid circuit board into a multilayer structure. Connecting with a flexible circuit board accurately satisfies various requirements such as simplifying the connection method within a limited space, improving component mounting density, high reliability, and low cost. The need for this is even greater now.

そこで、予め個別にそれぞれ製造した硬質回路
基板に対して可撓性回路基板を単に取付けるよう
な素朴な目的の手法としては、両者の端子部を相
互に半田付けすること等によつて基本的に処理可
能であるとしても、斯くして得られたものは各基
板が備える回路配線能力以上を期待することは出
来ないから、両者による相乗効果が得られるこれ
ら両回路基板による部分的な多層化構造は強く望
まれるところである。而して、斯かる部分的な多
層化構造を備えた混成回路基板を達成する上で是
非とも解決しなければならない大きな問題として
は、内層或いはこれと外層に於ける回路パターン
相互の導通を計ることにあるが、複数の回路基板
を一様に多層化する場合に適用する従来のスルー
ホールメツキ手段はそのままでは斯かる構造の導
通化法として採用することが不可能であり、また
その他の特殊な導通化手段が提案されているとし
てもこれらは工程の複雑化、コスト高を招き、然
も得られた結果は極めて確実性を欠くものであつ
て量産工程に採用し難い要素をもつ等、各種仕様
に適切に採用可能な混成多層回路基板の量産化は
著しく困難な情況にある。
Therefore, as a method for the simple purpose of simply attaching a flexible circuit board to a rigid circuit board that has been manufactured separately in advance, it is basically possible to simply attach a flexible circuit board to a rigid circuit board that has been manufactured separately in advance. Even if processing is possible, the resulting product cannot be expected to exceed the circuit wiring capacity of each board, so a partial multilayer structure using these two circuit boards that can obtain a synergistic effect from both is necessary. is strongly desired. Therefore, a major problem that must be solved in order to achieve a hybrid circuit board with such a partially multilayered structure is how to ensure mutual conduction between circuit patterns on the inner layer or between this and the outer layer. In particular, the conventional through-hole plating method applied when multiple circuit boards are uniformly multilayered cannot be used as is as a method for making such a structure conductive, and other special methods are required. Even if suitable conduction means have been proposed, these methods complicate the process and increase costs, and the results obtained are extremely uncertain, making it difficult to adopt them in mass production processes. It is extremely difficult to mass produce hybrid multilayer circuit boards that can be appropriately adopted for various specifications.

本発明の基本的な目的は、多層化に伴なう積層
構造内で各回路パターン相互間の必要な導通を一
連の工程に於いて任意に実現し乍ら可撓性回路基
板並びに硬質回路基板の所望数を相互に部分的に
一体的に積層化可能な混成多層回路基板の製造方
法を提供することにある。
The basic purpose of the present invention is to arbitrarily realize the necessary conduction between each circuit pattern in a multi-layered structure in a series of steps, and to create flexible circuit boards and rigid circuit boards. An object of the present invention is to provide a method for manufacturing a hybrid multilayer circuit board in which a desired number of circuit boards can be partially and integrally stacked on each other.

図面は、その一実施例を示し、第1図1〜第1
図6は先ず一方面のみに所要の回路パターンを形
成した可撓性回路基板の製造工程図を概念的に図
解したものであつて、第1図1のように予め絶縁
性ベースフイルム1の両面に銅箔等の如き導体層
2,3を形成した素材を必要な大きさに裁断し、
これに所定のスルーホール孔4を貫設すると共に
該孔4にスルーホールメツキ5を施すためにこの
素材全体をスルーホールメツキ処理に付す。次
に、第1図2のとおり、適宜メツキ検査並びに前
処理を行なつた後、両面にレジスト層6,7を適
当な厚さで形成した段階で第1図3のように所要
の回路パターンに対応すべく予め製作した図示し
ない露光フイルムを上記スルーホール孔4と位置
合せしながら一方面に載置し、双方の面の全面露
光工程を経て未露光部分を現像液で現像しこれを
除去し必要な部分6A,6Bを残す。斯くして得
られたものを適宜パターン検査並びに必要に応じ
て修正処理を施した後、全体をエツチング処理に
付し、第1図4の如く一方の導体層2側に所要の
回路パターン2A,2Bを形成し、次いで残置す
るレジスト層6A,6B及び裏面のレジスト層7
を剥離すると第1図5のようにスルーホールメツ
キ5を有する回路パターン2Aとそれを持たない
他のパターン2Bとを形成することが出来る。ま
た、このパターン形成面には必要に応じて第1図
6及び第2図のように端子部10を除いて接着材
9を介してカバーレイ等の素材で絶縁性表面被覆
層8を積層する。
The drawings show one embodiment of the invention.
FIG. 6 conceptually illustrates the manufacturing process of a flexible circuit board in which a required circuit pattern is formed on only one side. The material on which the conductor layers 2 and 3 are formed, such as copper foil, is cut to the required size,
A predetermined through hole 4 is formed in this material, and the entire material is subjected to a through hole plating process in order to provide a through hole plating 5 to the hole 4. Next, as shown in FIG. 1, 2, after plating inspection and pretreatment are performed as appropriate, resist layers 6 and 7 are formed on both sides to an appropriate thickness, and the required circuit pattern is formed as shown in FIG. 1, 3. An exposed film (not shown) prepared in advance in order to correspond to the above is placed on one side while being aligned with the through-hole hole 4, and after a full exposure process is performed on both sides, the unexposed parts are developed with a developer and removed. and leave the necessary parts 6A and 6B. After subjecting the thus obtained product to appropriate pattern inspection and correction processing as necessary, the whole is subjected to etching processing, and as shown in FIG. 1, a required circuit pattern 2A, 2B, and then the remaining resist layers 6A and 6B and the resist layer 7 on the back side.
By peeling off, it is possible to form a circuit pattern 2A having through-hole plating 5 and another pattern 2B without it, as shown in FIG. 1. In addition, if necessary, an insulating surface coating layer 8 is laminated on this pattern-formed surface using a material such as a coverlay via an adhesive 9 except for the terminal portion 10 as shown in FIGS. 1 and 2. .

このようにして、先ず一方面に所要の回路パタ
ーン2Aおよび2Bを形成した可撓性回路基板に
対して、第2図のように、区画線13で示す非多
層化領域14を除き他の区画線11で表わされた
多層化領域12を含むパターン領域の外周に斜線
で示す如く適宜接着材15を塗布する。一方、第
3図の如く、上記ベースフイルム1と同等の大き
さからなり、この実施例の場合には片面にのみ銅
箔の如き導体層を有する硬質基板16を用意し、
上記多層化領域12及び非多層化領域14にそれ
ぞれ対応する硬質基板16側の仮想線で示す多層
化領域17と非多層化領域18との境界線部分に
細長状の透孔19を穿設し、然る後、これら相互
の領域を位置合せし、かつ、この基板16の導体
層20が表面に現われるように可撓性回路基板の
パターン領域に第4図1の如く積層すると、両者
は少なくとも非多層化領域14,18を除き、多
層化領域12,17を含む他の部分で接合され
る。基板16に設けた透孔19に対してはこの段
階で好ましくは接着性の樹脂19Aを充填してお
く。そこで、この多層化領域17において同図の
ように前記回路パターン2Bを貫通するように硬
質基板16の導体層20からスルーホール孔21
を貫設し、適宜これにスルーホールメツキ22を
施す。次いで、第4図2のように両面にレジスト
層23,24を適宜の厚さで全面形成し、また、
各面に前記スルーホール孔4及び21と位置合せ
しながら予め製作した図示しない露光フイルムを
重ねてそれぞれ全面露光して現像し、第4図3の
ように不要部分を除去する。これをエツチング処
理して同図4のとおり基板16側に所要の回路パ
ターン20A,20Bを、また可撓性回路基板の
他面にも回路パターン3A,3Bをそれぞれ形成
した段階で残置せられたレジスト層23A,23
B及び24A,24Bを除去すると、同図5の如
くこの実施例の場合には多層化領域12(17)
において一方のスルーホール孔4のメツキ5が可
撓性回路基板の回路パターン2Aと3Aとを導通
化し、また、他のスルーホール孔21のメツキ2
2が硬質回路基板の回路パターン2OBと可撓性
回路基板の回路パターン2B,3Bとを導通化し
た多層構造を得ることが出来る。可撓性回路基板
のパターン3A,3B面に対して第4図6のよう
に必要に応じて前記同様適宜接着材25で表面被
覆層26を設けること等は任意可能である。
In this way, first, as shown in FIG. Adhesive material 15 is appropriately applied to the outer periphery of the pattern area including the multilayered area 12 represented by line 11 as shown by diagonal lines. On the other hand, as shown in FIG. 3, a hard substrate 16 having the same size as the base film 1 and having a conductive layer such as copper foil on only one side in this embodiment is prepared.
An elongated through hole 19 is bored at the boundary line between the multilayer region 17 and the non-multilayer region 18, which are indicated by imaginary lines on the hard substrate 16 side corresponding to the multilayer region 12 and the non-multilayer region 14, respectively. Then, by aligning these mutual areas and laminating the pattern area of the flexible circuit board so that the conductor layer 20 of this board 16 appears on the surface as shown in FIG. Except for the non-multilayer regions 14 and 18, other parts including the multilayer regions 12 and 17 are joined. At this stage, the through holes 19 provided in the substrate 16 are preferably filled with adhesive resin 19A. Therefore, in this multilayer region 17, a through-hole hole 21 is formed from the conductor layer 20 of the hard substrate 16 so as to penetrate the circuit pattern 2B as shown in the figure.
is installed through the hole, and through-hole plating 22 is applied thereto as appropriate. Next, as shown in FIG. 4, resist layers 23 and 24 are formed on both sides to an appropriate thickness, and
Exposure films (not shown) prepared in advance are stacked on each surface while being aligned with the through-holes 4 and 21, and the entire surface is exposed and developed, and unnecessary portions are removed as shown in FIG. 4. This was etched and the required circuit patterns 20A and 20B were formed on the substrate 16 side as shown in FIG. 4, and circuit patterns 3A and 3B were formed on the other side of the flexible circuit board, respectively. Resist layers 23A, 23
When B, 24A, and 24B are removed, the multilayer region 12 (17) in this embodiment is formed as shown in FIG.
, the plating 5 of one through-hole hole 4 brings electrical continuity between the circuit patterns 2A and 3A of the flexible circuit board, and the plating 2 of the other through-hole hole 21
A multilayer structure can be obtained in which the circuit pattern 2OB of the rigid circuit board 2 is electrically connected to the circuit patterns 2B and 3B of the flexible circuit board. If necessary, it is possible to provide a surface coating layer 26 on the patterns 3A and 3B surfaces of the flexible circuit board using an appropriate adhesive 25, as shown in FIG. 4, as described above.

以上の各工程を終了した段階で第2図の両区画
線11及び13に沿つてトリミング等の手段で適
宜所要形状にこの積層体を打抜く。非多層化領域
14(18)は接合状態にないから、透孔19を
境にこの領域の硬質基板16の非多層化領域18
は容易に脱落するので、多層化領域に於いては硬
質回路基板と可撓性回路基板の一部とが接着材1
5で接合された多層構造が得られ、また非多層化
領域では可撓性回路基板のみからなる第5図及び
第6図のような一体構造の混成多層回路基板を直
ちに得ることができ、然もこの多層化領域に於い
て既述の如く両回路基板相互間の回路パターンは
好適に導通化されたものを一連の工程によつて具
現化することが出来る。ここで、前記透孔19に
充填した樹脂19Aは第4図1〜6の各工程を処
理する間に可撓性回路基板の内層に位置する回路
パターン面を保護することに加え、第5図及び第
6図の如く混成回路基板として完成された後に
は、これが適当な柔軟性をもつて固着し同図のよ
うに多層化領域に対する可撓性回路基板の隣接部
分の機械的強度を好適に高め得るものである。
After completing each of the above steps, the laminate is punched out into a desired shape by trimming or the like along both division lines 11 and 13 in FIG. 2. Since the non-multilayer region 14 (18) is not in a bonded state, the non-multilayer region 18 of the hard substrate 16 in this region is separated by the through hole 19.
Because adhesive 1 falls off easily, in multilayer areas, the hard circuit board and part of the flexible circuit board
5 and 6 can be obtained, and in the non-multilayered region, a hybrid multilayer circuit board with an integral structure as shown in FIGS. 5 and 6 consisting only of a flexible circuit board can be obtained immediately. In this multilayer region, as described above, the circuit pattern between the two circuit boards can be suitably made conductive and realized through a series of steps. Here, the resin 19A filled in the through hole 19 protects the circuit pattern surface located on the inner layer of the flexible circuit board during the processing of each process of FIG. After the hybrid circuit board is completed as shown in Figure 6, it is fixed with appropriate flexibility and the mechanical strength of the adjacent portion of the flexible circuit board to the multilayer area is improved as shown in the figure. It can be improved.

上記の実施例は、第6図の断面図から明らかな
とおり、両面に所要の回路パターンを備えた可撓
性回路基板の一方面に対して、表面のみ回路パタ
ーン20A,20Bをもつ硬質回路基板を積層し
たものであるが、第4図1の前段階で可撓性回路
基板との接合面に対応する硬質基板16の面に予
め所要の回路パターン27A,27Bを形成して
おくことによつて、第7図の如く4層の回路パタ
ーンを有する多層化領域の混成多層回路基板を製
作することが可能となる。また、以上の手法を採
用することによつて、上記の如き一貫した工程で
第8図に例示するような一方の可撓性回路基板3
0の表面或いは裏面に於ける任意部分に異なる硬
質回路基板31,32をそれぞれ必要なスルーホ
ール導通化を計り乍ら多層化し、また、それらの
うち例えば硬質回路基板32の端部に於ける一方
面または他方面に他の可撓性回路基板33の一部
分を同様に多層化接合すること等も可能である。
As is clear from the cross-sectional view of FIG. 6, in the above embodiment, a rigid circuit board having circuit patterns 20A and 20B only on one surface is used as opposed to a flexible circuit board having required circuit patterns on both sides. However, by forming the required circuit patterns 27A and 27B in advance on the surface of the rigid substrate 16 corresponding to the bonding surface with the flexible circuit board in the preliminary stage of FIG. As a result, it is possible to manufacture a hybrid multilayer circuit board with a multilayer region having a four-layer circuit pattern as shown in FIG. Moreover, by adopting the above method, one flexible circuit board 3 as illustrated in FIG.
0, different hard circuit boards 31 and 32 are multi-layered on arbitrary parts of the front or back surface of the hard circuit board 32 while ensuring necessary through-hole conduction, and one of them, for example, at the end of the hard circuit board 32 is It is also possible to similarly bond a portion of another flexible circuit board 33 to one side or the other side in a multilayer manner.

叙上のとおり、本発明によれば、フレキシブル
回路基板及び硬質回路基板相互に於ける部分的な
多層化構造を達成する際、該当多層化領域部分を
少なくとも選択的に接合しながら、この部分での
必要な導通化を一貫した工程で処理でき、然も斯
かる多層化構造の工程毎に所要の多層化領域と接
合しない非多層化領域との隣接境界部に選択的に
透孔を設けるようにすることによつて、最終工程
での所要形状の打抜き後に非多層化領域で接合さ
れなかつた不要部分を除去し、これによつて多層
化領域と一体であつて可撓性回路基板のみの非多
層化領域を有する混成多層回路基板を高精度簡易
に製造できる。特に、本発明によれば、多層化領
域と非多層化領域とに分離手段としてその両境界
部に該当する硬質回路基板部分に所要形状で設け
られる透孔手段と非多層化領域には接着剤を使用
しない手段の採用により、例えば島状に離間する
複数の多層回路基板を可撓性回路基板で任意に一
体的に配設するような複雑な製品でも非常に簡単
に構成可能であるという利点がある。従つて、可
撓性回路基板及び硬質回路基板の如き互いに特性
の異なる回路基板相互の部分的な多層化構造を備
えた混成回路基板を一貫した工程を介して均一な
品質であつて優れた特性の製品を一体的に製造す
ることが可能となり、然もこのような多層化構造
内の所要回路パターンに於ける必要な相互導通化
も著しく簡易なものとなる等、部品実装能力を格
段に高め得る混成多層回路基板を安価に提供でき
る。
As described above, according to the present invention, when achieving a partial multilayer structure between a flexible circuit board and a rigid circuit board, the corresponding multilayer region is at least selectively bonded, and this part is bonded. It is possible to process the necessary electrical conductivity in a consistent process, and also to selectively provide through holes at the adjacent boundary between the required multilayered region and the non-multilayered region that does not join in each step of the multilayered structure. By this, unnecessary parts that were not bonded in the non-multilayered area after punching out the desired shape in the final process are removed, thereby making it possible to create a flexible circuit board that is integrated with the multilayered area and is only a flexible circuit board. A hybrid multilayer circuit board having a non-multilayer region can be easily manufactured with high precision. In particular, according to the present invention, a through-hole means is provided in a predetermined shape in a hard circuit board portion corresponding to the boundary between the multilayer region and the non-multilayer region as a separation means, and an adhesive is used in the non-multilayer region. By adopting a method that does not use , for example, complex products such as multiple multilayer circuit boards spaced apart like islands can be arranged arbitrarily and integrally on a flexible circuit board can be constructed very easily. There is. Therefore, a hybrid circuit board with a partial multilayer structure of circuit boards with different characteristics, such as a flexible circuit board and a rigid circuit board, can be manufactured with uniform quality and excellent characteristics through a consistent process. products can be manufactured in one piece, and the necessary mutual conduction in the required circuit patterns within such a multilayered structure is also significantly simplified, greatly increasing component mounting ability. The resulting hybrid multilayer circuit board can be provided at low cost.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図1〜6は、本発明において可撓性回路基
板の一方面に所要の回路パターンを形成する為の
各工程説明図、第2図は可撓性回路基板の多層化
領域部分に接着材を設ける態様を図示した概念的
平面説明図、第3図は硬質基板側の対応多層化領
域と非多層化領域との境界部分に透孔を設ける工
程を示す図、第4図1〜6は可撓性回路基板と硬
質基板とを積層してその各面に所要の回路パター
ンを形成すると共に多層化領域で必要な導通を達
成するようにした各工程説明図、第5図は第1図
〜第4図に示す手法で得られた本発明の一実施例
による混成多層回路基板の概念的斜視図、第6図
は第5図の概念的拡大断面図、第7図は本発明の
他の実施例による混成多層回路基板の概念的拡大
断面図、第8図は本発明を採用することによつて
得られる混成多層回路基板の他の応用例を示す概
念的斜視図である。 1……ベースフイルム、2A,2B……回路パ
ターン、5……スルーホールメツキ、12……多
層化領域、14……非多層化領域、16……硬質
基板、19……透孔、19A……充填樹脂、22
……スルーホールメツキ。
Figures 1 to 6 are explanatory diagrams of each process for forming a required circuit pattern on one side of a flexible circuit board in the present invention, and Figure 2 is an illustration of bonding to the multilayer area of the flexible circuit board. 3 is a conceptual plan view illustrating the manner in which the material is provided; FIG. 3 is a diagram illustrating the step of providing a through hole at the boundary between the corresponding multilayer region and the non-multilayer region on the hard substrate side; FIGS. 4 1 to 6 5 is an explanatory diagram of each process in which a flexible circuit board and a rigid board are laminated to form the required circuit pattern on each surface and to achieve the necessary conduction in the multilayer area. A conceptual perspective view of a hybrid multilayer circuit board according to an embodiment of the present invention obtained by the method shown in FIGS. 4 to 4, FIG. 6 is a conceptual enlarged sectional view of FIG. FIG. 8 is a conceptual enlarged sectional view of a hybrid multilayer circuit board according to another embodiment. FIG. 8 is a conceptual perspective view showing another application example of a hybrid multilayer circuit board obtained by employing the present invention. 1...Base film, 2A, 2B...Circuit pattern, 5...Through hole plating, 12...Multilayer region, 14...Non-multilayer region, 16...Hard substrate, 19...Through hole, 19A... ...Filled resin, 22
...Through hole matsuki.

Claims (1)

【特許請求の範囲】[Claims] 1 可撓性回路基板を得るべきベースフイルムに
所定のスルーホール孔を穿設して該孔にスルーホ
ールメツキを施し、その一方面に上記スルーホー
ル孔との関連に於いて所要の回路パターンを形成
し、次いでこの回路パターンの多層化領域に接着
層を設けた後、該多層化領域と非多層化領域との
対応境界線に沿つて透孔を有する硬質基板を位置
合せしながら上記回路パターン側に積層すると共
に該透孔を樹脂で充填し、次にこの硬質基板の多
層化領域に必要なスルーホール孔の穿設とこれに
対するスルーホールメツキ処理を施した後、該硬
質基板に於ける上記多層化領域の表面並びに前記
ベースフイルムの他面に上記両スルーホール孔と
の関係に於いてそれぞれ他の所要回路パターンを
形成し、最後にこれら可撓性回路基板と硬質回路
基板とからなる積層体を前記透孔の両端部と交叉
させながら上記多層化領域及び接着層を有しない
非多層化領域で形成された所定の製品形状に打抜
いて該非多層化領域での硬質基板を離脱させるこ
とにより、可撓性及び硬質の両回路基板からなり
それらの所要回路パターン間にスルーホール導通
を有する多層化領域と可撓性回路基板のみからな
る非多層化領域とを構成するようにしたことを特
徴とする混成多層回路基板の製造方法。
1. A predetermined through hole is drilled in the base film from which the flexible circuit board is to be obtained, the hole is plated with through holes, and a required circuit pattern is formed on one side of the base film in relation to the through hole. After forming an adhesive layer on the multilayered region of this circuit pattern, the circuit pattern is aligned while a hard substrate having through holes is aligned along the corresponding boundary line between the multilayered region and the non-multilayered region. The hard substrate is laminated on the side and the through holes are filled with resin, and then the necessary through holes are drilled in the multilayer area of this hard substrate and the through holes are plated. Other required circuit patterns are formed on the surface of the multilayer region and the other surface of the base film in relation to the two through-holes, and finally these flexible circuit boards and rigid circuit boards are formed. Punching the laminate into a predetermined product shape formed by the multilayer region and the non-multilayer region having no adhesive layer while intersecting both ends of the through hole, and detaching the hard substrate in the non-multilayer region. In this way, a multilayer region is formed of both flexible and rigid circuit boards and has through-hole conduction between their required circuit patterns, and a non-multilayer region is formed only of flexible circuit boards. A method for manufacturing a hybrid multilayer circuit board characterized by:
JP7628077A 1977-06-27 1977-06-27 Hybrid multiilayer circuit board and method of manufacturing same Granted JPS5410970A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7628077A JPS5410970A (en) 1977-06-27 1977-06-27 Hybrid multiilayer circuit board and method of manufacturing same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7628077A JPS5410970A (en) 1977-06-27 1977-06-27 Hybrid multiilayer circuit board and method of manufacturing same

Publications (2)

Publication Number Publication Date
JPS5410970A JPS5410970A (en) 1979-01-26
JPS6112400B2 true JPS6112400B2 (en) 1986-04-08

Family

ID=13600861

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7628077A Granted JPS5410970A (en) 1977-06-27 1977-06-27 Hybrid multiilayer circuit board and method of manufacturing same

Country Status (1)

Country Link
JP (1) JPS5410970A (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6121473Y2 (en) * 1980-07-31 1986-06-27
JPS5734383A (en) * 1980-08-08 1982-02-24 Matsushita Electric Industrial Co Ltd Method of producing through hole printed board
JPS58116276U (en) * 1982-01-30 1983-08-08 日本メクトロン株式会社 circuit board
JPS5958896A (en) * 1982-09-28 1984-04-04 松下電器産業株式会社 multilayer circuit board
JPS59112970U (en) * 1983-01-21 1984-07-30 旭光学工業株式会社 multilayer circuit

Also Published As

Publication number Publication date
JPS5410970A (en) 1979-01-26

Similar Documents

Publication Publication Date Title
JP2631287B2 (en) Manufacturing method of hybrid multilayer circuit board
US4388136A (en) Method of making a polyimide/glass hybrid printed circuit board
FI126775B (en) Multilayer board and method of making it
KR101860965B1 (en) Systems and methods of manufacturing printed circuit boards using blind and internal micro vias to couple subassemblies
JPS6367355B2 (en)
US3680209A (en) Method of forming stacked circuit boards
US4464704A (en) Polyimide/glass-epoxy/glass hybrid printed circuit board
JP2012094662A (en) Method of manufacturing multilayer wiring board
US6802120B2 (en) Method of manufacturing a printed wiring board having a non-through mounting hole
JPS6112400B2 (en)
WO2004017689A1 (en) Multilayer printed wiring board and production method therefor
JPH08153971A (en) Multilayered printed wiring board and its manufacture
JPH04336486A (en) Printed-circuit board
EP0275686A1 (en) Improved multi-layer printed circuit boards, and methods of manufacturing such boards
CN113973420A (en) Rigid-flex board and manufacturing method thereof
JP2741238B2 (en) Flexible printed wiring board and method of manufacturing the same
JPH06232558A (en) Method for manufacturing multilayer printed wiring board
EP0572232A2 (en) A multilayer printed circuit board and method for manufacturing same
JP2004214393A (en) Method for producing multilayer wiring board
JPH08107273A (en) Manufacturing method of printed wiring board
KR101324347B1 (en) A method for manufacturing a printed circuit board
JP2000133943A (en) Method for manufacturing multilayer substrate
JP3943055B2 (en) Manufacturing method of multilayer wiring board
JP3816038B2 (en) Multilayer flexible wiring board and manufacturing method thereof
JPS58184794A (en) Multilayer horizontal printed board and its manufacturing method