JPS6112427B2 - - Google Patents
Info
- Publication number
- JPS6112427B2 JPS6112427B2 JP18071180A JP18071180A JPS6112427B2 JP S6112427 B2 JPS6112427 B2 JP S6112427B2 JP 18071180 A JP18071180 A JP 18071180A JP 18071180 A JP18071180 A JP 18071180A JP S6112427 B2 JPS6112427 B2 JP S6112427B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- horizontal
- phase detection
- output
- horizontal oscillation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000010355 oscillation Effects 0.000 claims description 40
- 238000001514 detection method Methods 0.000 claims description 36
- 238000010586 diagram Methods 0.000 description 4
- 230000010354 integration Effects 0.000 description 3
- 238000000926 separation method Methods 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 2
- 239000002131 composite material Substances 0.000 description 1
- 230000006378 damage Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/04—Synchronising
- H04N5/12—Devices in which the synchronising signals are only operative if a phase difference occurs between synchronising and synchronised scanning devices, e.g. flywheel synchronising
- H04N5/126—Devices in which the synchronising signals are only operative if a phase difference occurs between synchronising and synchronised scanning devices, e.g. flywheel synchronising whereby the synchronisation signal indirectly commands a frequency generator
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Synchronizing For Television (AREA)
Description
【発明の詳細な説明】
本発明は、テレビ受像機の特に水平発振周波数
御装置に関する。DETAILED DESCRIPTION OF THE INVENTION The present invention relates in particular to a horizontal oscillation frequency control device for a television receiver.
テレビジヨン受像機において、電源回路の故障
で直流電源電圧が異常に上昇したり、水平出力回
路の共振容量が減少した場合などに、水平出力パ
ルスが増大して、高圧側の電圧等が過大になりX
線が漏洩したり、部品の破壊を生じたりすること
があるが、このような問題を防止するために、水
平発振回路〜水平出力回路を停止させる過電圧保
護装置を設けている。しかし、VTR信号を受像
した場合などに、受像信号の水平同期信号が一時
的に変化して、周波数が低くなりすぎて水平パル
スが増大した場合にも、上記過電圧保護回路が動
作して受像機の動作が停止させられるような実用
上不都合な状態が起る。また、水平発振周波数が
高くなりすぎた場合にも、水平振幅が小さくなり
すぎて周囲に黒い枠を生じる等の不都合を生じ
る。 In television receivers, when the DC power supply voltage rises abnormally due to a failure in the power supply circuit, or when the resonance capacity of the horizontal output circuit decreases, the horizontal output pulse increases and the voltage on the high voltage side becomes excessive. Nari X
In order to prevent such problems, an overvoltage protection device is provided to stop the horizontal oscillation circuit to the horizontal output circuit. However, when receiving a VTR signal, if the horizontal synchronization signal of the received signal changes temporarily, causing the frequency to become too low and the horizontal pulse increases, the above-mentioned overvoltage protection circuit will operate and the receiver will A practically inconvenient situation occurs in which the operation of the device is stopped. Furthermore, if the horizontal oscillation frequency becomes too high, the horizontal amplitude becomes too small, causing problems such as a black frame around the periphery.
本発明は上記のような不都合が起らないよう
に、水平発振周波数を制御する位相検波回路の出
力側に水平発振回路に発振周波数制御用の制御電
圧として印加する位検検波出力電圧の上限と下限
とをそれぞれ所定の制限電圧に制限する定電圧ダ
イオードを接続し、水平発振周波数が一定範囲よ
りも高くも低くもならないようにして、過電圧保
護回路の誤動作を防止することを目的とするもの
である。 In order to avoid the above-mentioned problems, the present invention provides an upper limit of the phase detection output voltage to be applied as a control voltage for controlling the oscillation frequency to the horizontal oscillation circuit on the output side of the phase detection circuit that controls the horizontal oscillation frequency. The purpose is to prevent the overvoltage protection circuit from malfunctioning by connecting a constant voltage diode that limits the lower limit and the lower limit to a predetermined limit voltage, respectively, to prevent the horizontal oscillation frequency from becoming higher or lower than a certain range. be.
以下、図面の実施例について本発明を詳細に説
明する。 Hereinafter, the present invention will be explained in detail with reference to the embodiments shown in the drawings.
一般にテレビジヨン受像機では、合成映像信号
から同期信号を分離する同期分離回路1に位相検
波回路2を接続し、上記位相検波回路2の位相検
波出力を水平発振回路3に印加して水平発振周波
数を制御し、水平発振回路出力側に水平ドライブ
回路4、水平出力回路5、フライバツクトランス
6を順次接続するように構成している。そして、
フライバツクトランス6の出力パルスを整流回路
7を介して過電圧保護回路8に供給し、上記過電
圧保護回路8の出力を上記水平発振回路3に印加
して、水平発振動作を制御するようにする。ま
た、フライバツクトランス6の出力パルスを積分
回路9に印加し、上記積分回路9の出力の鋸歯状
波を上記位相検波回路2に帰還し、上記同期分離
回路1の出力同期信号と、上記位相検波回路2に
おいて位相を比較する。 Generally, in a television receiver, a phase detection circuit 2 is connected to a sync separation circuit 1 that separates a sync signal from a composite video signal, and the phase detection output of the phase detection circuit 2 is applied to a horizontal oscillation circuit 3 to generate a horizontal oscillation frequency. A horizontal drive circuit 4, a horizontal output circuit 5, and a flyback transformer 6 are sequentially connected to the output side of the horizontal oscillation circuit. and,
The output pulses of the flyback transformer 6 are supplied to an overvoltage protection circuit 8 via a rectifier circuit 7, and the output of the overvoltage protection circuit 8 is applied to the horizontal oscillation circuit 3 to control the horizontal oscillation operation. Further, the output pulse of the flyback transformer 6 is applied to the integration circuit 9, and the sawtooth wave output from the integration circuit 9 is fed back to the phase detection circuit 2, and the output synchronous signal of the synchronous separation circuit 1 and the phase The phases are compared in the detection circuit 2.
本発明は更に、定電圧ダイオード10を介し
て、定電圧電源11を位相検波出力側に接続し
て、位相検波出力を一定範囲以内に制限するよう
にしたものである。 The present invention further includes a constant voltage power source 11 connected to the phase detection output side via a constant voltage diode 10 to limit the phase detection output within a certain range.
次に第2図、第3図、および第4図について位
相検波回路2の動作を説明する。第2図において
aは同期分離回路1の出力である同期信号、bは
積分回路9の出力である鋸歯状波信号であり、こ
れらa,bの信号の位相差を比較して、cの位相
検波出力を得る。そしてdの位相検波平均出力と
して取り出し、水平発振回路3に印加して、水平
発振周波数を制御する。 Next, the operation of the phase detection circuit 2 will be explained with reference to FIGS. 2, 3, and 4. In Fig. 2, a is the synchronization signal output from the synchronization separation circuit 1, b is the sawtooth wave signal output from the integration circuit 9, and by comparing the phase difference between these signals a and b, the phase of c is determined. Obtain the detection output. Then, it is taken out as the phase detection average output of d and applied to the horizontal oscillation circuit 3 to control the horizontal oscillation frequency.
今、水平発振周波数が中心値であり同期信号a
と実線で示した鋸歯状波信号bとの位相差が0の
時、位相検波出力cは実線で示した如く正負が等
しく、位相検波平均出力dは実線の基準電圧Vo
になる。次に水平発振周波数が高くなつて、bの
破線で示した如く鋸歯状波の位相がΔφ1だけ進
んだ場合には、位相検波出力cの正負の値に破線
で囲んだ斜線部で示した如く差が生じ、位相検波
平均出力dが基準電圧VoよりΔV1だけ変化した
破線の電圧V1になり、水平発振周波数が低くな
るように上記水平発振回路3を制御して、元の中
心水平発振周波数に戻す。 Now, the horizontal oscillation frequency is the center value and the synchronization signal a
When the phase difference between the signal b and the sawtooth wave signal b shown by the solid line is 0, the phase detection output c is equal in positive and negative as shown by the solid line, and the average phase detection output d is equal to the reference voltage Vo shown by the solid line.
become. Next, when the horizontal oscillation frequency becomes higher and the phase of the sawtooth wave advances by Δφ1 as shown by the broken line in b, the positive and negative values of the phase detection output c are A difference occurs, and the phase detection average output d becomes the voltage V1 shown by the broken line, which is changed by ΔV1 from the reference voltage Vo.The horizontal oscillation circuit 3 is controlled so that the horizontal oscillation frequency is lowered, and the horizontal oscillation frequency is returned to the original center horizontal oscillation frequency. return.
次に、第3図においてa,b,c,dは第2図
の場合と各々同じ信号波形図である。同期信号a
が実線で示された中心水平周波数から破線で示さ
れた低い周波数になつてΔφ2だけ位相遅れを生
じた場合、dの実線で示された基準電圧Voより
ΔV2だけ変化した破線の電圧V2になり、中心水
平周波数より低い周波数になるように水平発振回
路3が制御されてしまう。 Next, in FIG. 3, a, b, c, and d are the same signal waveform diagrams as in FIG. 2, respectively. Synchronization signal a
If the central horizontal frequency shown by the solid line becomes a lower frequency shown by the broken line and a phase delay occurs by Δφ2, the voltage V2 shown by the broken line changes by ΔV2 from the reference voltage Vo shown by the solid line d. , the horizontal oscillation circuit 3 is controlled to have a frequency lower than the center horizontal frequency.
そこで、第1図に示したように、定電圧ダイオ
ード10及び定電圧源11で構成された回路によ
り、第3図dの一点鎖線のクランプ電圧V3で上
記水平発振回路に印加される制御電圧をクランプ
し、水平発振周波数が一定値より低ならないよう
に制御する。 Therefore, as shown in FIG. 1, the control voltage applied to the horizontal oscillation circuit is controlled by the clamp voltage V3 indicated by the dashed-dotted line in FIG. It is clamped and controlled so that the horizontal oscillation frequency does not fall below a certain value.
第4図は上述の位相検波回路2の動作におい
て、位相差Δφと、位相検波平均出力の変化ΔV
との関係を示す。位相差がΔφ1の時は電圧変化
はΔV1、位相差がΔφ2の時は電圧変化はΔV2
になつている。 FIG. 4 shows the phase difference Δφ and the change ΔV in the phase detection average output in the operation of the phase detection circuit 2 described above.
Indicates the relationship between When the phase difference is Δφ1, the voltage change is ΔV1, and when the phase difference is Δφ2, the voltage change is ΔV2.
It's getting old.
第5図は位相差Δφと位相検波平均出力Vとの
関係を示す。位相差Δφ1の時は位相検波平均出
力はV1に、位相差Δφ2の時は位相検波平均出
力はV2になるはずであるが、クランプ電圧V3で
制限されるために、位相差がΔφ3以上になつて
も、位相検波平均出力はV3以下になることがな
い。 FIG. 5 shows the relationship between the phase difference Δφ and the phase detection average output V. When the phase difference is Δφ1, the phase detection average output should be V1, and when the phase difference is Δφ2, the phase detection average output should be V2, but because it is limited by the clamp voltage V3, the phase difference becomes Δφ3 or more. Even if the phase detection average output is not lower than V3.
第6図は、位相検波平均出力Vと水平発振周波
数の制御関係を示す。ここで、位相差が、Δφ2
の時、水平発振周波数は、位相検波平均出力V2
で制御されて、水平中心周波数oよりも非常に
低い周波数2になるべきところ、クランプ電圧
V3で制限されるために、水平中心周波数oよ
り低いが、非常に低い周波数2よりも比較的高
い周波数に停どまることになる。この場合、水平
発振周波数3は、異常高圧、部品破壊が問題に
なることを防止するために上記過電圧保護回路8
が動作するような値より高く、また温度変化、電
源電圧変化や部品のバラツキ等で水平同期が外れ
てしまうような値よりも低くなるように、クラン
プ電圧V3を決定する必要がある。 FIG. 6 shows the control relationship between the phase detection average output V and the horizontal oscillation frequency. Here, the phase difference is Δφ2
When , the horizontal oscillation frequency is the phase detection average output V2
The clamping voltage should be controlled by
Since it is limited by V3, it will stay at a frequency lower than the horizontal center frequency o, but relatively higher than the very low frequency 2. In this case, the horizontal oscillation frequency 3 is set by the overvoltage protection circuit 8 to prevent problems such as abnormally high voltage and component destruction.
It is necessary to determine the clamp voltage V3 so that it is higher than the value at which the horizontal synchronization occurs due to temperature changes, power supply voltage changes, component variations, etc.
さらに、上述の場合とは逆に、位相検波回路2
の出力電圧が大きすぎると水平発振回路3におけ
る発振周波数が高くなりすぎて水平振幅の不足等
の不都合を生じるので、そのようなときには位相
検波回路2の出力電圧の大きさを定電圧ダイオー
ド10の逆方向一定電圧と定電圧源11の電圧と
の合計電圧でクリツプするようにして、水平発振
周波数が過大になるのを防止する。 Furthermore, contrary to the above case, the phase detection circuit 2
If the output voltage of the phase detection circuit 2 is too large, the oscillation frequency in the horizontal oscillation circuit 3 will become too high, causing problems such as insufficient horizontal amplitude. The horizontal oscillation frequency is prevented from becoming excessive by clipping at the total voltage of the constant reverse voltage and the voltage of the constant voltage source 11.
以上のように本発明によれば、位相検波回路か
ら水平発振回路に印加する制御電圧の上限と下限
とを共に所定電圧に制限する定電圧ダイオードを
接続するという極めて簡単な手段で、水平同期信
号の一時的な変化により水平発振周波数が低くな
りすぎて、過電圧保護回路が動作して受像機の動
作が停止したり水平発振周波数が高くなりすぎて
水平振幅が不足したりするのを有効に防止するこ
とができるものである。 As described above, according to the present invention, a horizontal synchronizing signal can be generated by connecting a constant voltage diode that limits both the upper and lower limits of the control voltage applied from the phase detection circuit to the horizontal oscillation circuit to a predetermined voltage. This effectively prevents the horizontal oscillation frequency from becoming too low due to temporary changes in the voltage, causing the overvoltage protection circuit to operate and stopping the receiver, or preventing the horizontal oscillation frequency from becoming too high and causing insufficient horizontal amplitude. It is something that can be done.
第1図は本発明の一実施例におけるテレビジヨ
ン受像機のブロツク図、第2図はその水平発振周
波数が中心値より変化した時の位相検波回路の動
作を示す波形図、第3図はその水平同期信号が中
心値より変化した時の位相検波回路の動作を示す
波形図、第4図はその同期信号と鋸歯状波比較信
号との位相差と位相検波回路出力の変化電圧との
関係を示すグラフ、第5図は第4図と同様に位相
差と位相検波回路平均出力の関係及びクランプ電
圧の関係を示すグラフ、第6図は位相検波平均出
力と水平発振周波数との関係を示すグラフであ
る。
2……位相検波回路、3……水平発振回路、1
0……定電圧ダイオード、11……定電圧電源。
Fig. 1 is a block diagram of a television receiver according to an embodiment of the present invention, Fig. 2 is a waveform diagram showing the operation of the phase detection circuit when the horizontal oscillation frequency changes from the center value, and Fig. A waveform diagram showing the operation of the phase detection circuit when the horizontal synchronization signal changes from the center value. Figure 4 shows the relationship between the phase difference between the synchronization signal and the sawtooth wave comparison signal and the changing voltage of the phase detection circuit output. Figure 5 is a graph showing the relationship between the phase difference and the average output of the phase detection circuit and the relationship between the clamp voltage, similar to Figure 4, and Figure 6 is a graph showing the relationship between the average output of the phase detection circuit and the horizontal oscillation frequency. It is. 2... Phase detection circuit, 3... Horizontal oscillation circuit, 1
0... Constant voltage diode, 11... Constant voltage power supply.
Claims (1)
力パルスを積分した信号と水平同期信号との位相
を比較しその位相検波出力を上記水平発振回路に
水平発振周波数制御用の制御電圧として印加する
位相検波回路とを備えるとともに、上記水平発振
回路の発振周波数が過電圧保護回路を動作させる
周波数より低くならずかつ画面振幅を不足させる
周波数より高くならないような範囲に上記制御電
圧の上限と下限とを共に制限する定電圧ダイオー
ドを上記位相検波回路の出力端子と一定電圧源と
の間に接続したテレビジヨン受像機。1. A horizontal oscillation circuit, and a phase detection circuit that compares the phase of a signal obtained by integrating the output pulse of the flyback transformer and a horizontal synchronization signal, and applies the phase detection output to the horizontal oscillation circuit as a control voltage for horizontal oscillation frequency control. and limiting both the upper and lower limits of the control voltage to a range such that the oscillation frequency of the horizontal oscillation circuit does not become lower than the frequency that operates the overvoltage protection circuit and does not become higher than the frequency that causes the screen amplitude to become insufficient. A television receiver in which a constant voltage diode is connected between the output terminal of the phase detection circuit and a constant voltage source.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55180711A JPS57104373A (en) | 1980-12-19 | 1980-12-19 | Television receiver |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55180711A JPS57104373A (en) | 1980-12-19 | 1980-12-19 | Television receiver |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57104373A JPS57104373A (en) | 1982-06-29 |
| JPS6112427B2 true JPS6112427B2 (en) | 1986-04-08 |
Family
ID=16087970
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55180711A Granted JPS57104373A (en) | 1980-12-19 | 1980-12-19 | Television receiver |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57104373A (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59112770A (en) * | 1982-12-17 | 1984-06-29 | Matsushita Electric Ind Co Ltd | Horizontal synchronous pulse signal generator |
-
1980
- 1980-12-19 JP JP55180711A patent/JPS57104373A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57104373A (en) | 1982-06-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4228493A (en) | Power control circuit and a switching mode power supply employing this circuit | |
| US4292654A (en) | Deflection system and switched-mode power supply using a common ramp generator | |
| US3956669A (en) | Standby power supply | |
| US3629686A (en) | Voltage supply apparatus for applying a direct current to a periodically varying load | |
| KR960001760B1 (en) | Circuit synchronized by a signal at a deflection frequency | |
| KR880000908B1 (en) | Deflection circuit | |
| US3885201A (en) | Fail-safe high voltage protection circuit | |
| US4891608A (en) | #6 Control circuit for horizontal oscillator | |
| US4013923A (en) | High voltage regulation system | |
| JPS6112427B2 (en) | ||
| US4001713A (en) | Phase lock loop circuit | |
| US4872055A (en) | Line synchronizing circuit in a picture display device | |
| US4882624A (en) | Synchronizing signal separation circuit for a television receiver | |
| US4544864A (en) | Switched vertical deflection circuit with bidirectional power supply | |
| US5754015A (en) | Horizontal deflection circuit for multiscan type display devices | |
| EP0077565B1 (en) | Horizontal deflection circuit | |
| EP0332091A2 (en) | Raster distortion corrected deflection circuit | |
| CA1326538C (en) | Protection arrangement of a deflection circuit | |
| US4134082A (en) | Ramp generator for harmonic tuned deflection | |
| CA1170763A (en) | Scr regulator control circuit | |
| EP0390183B1 (en) | Synchronizing signal separating circuit | |
| JP2535851B2 (en) | Sawtooth signal generation circuit | |
| JPS62293Y2 (en) | ||
| JPH0417510B2 (en) | ||
| JP2812490B2 (en) | Automatic gain adjustment circuit |