JPS6138653B2 - - Google Patents
Info
- Publication number
- JPS6138653B2 JPS6138653B2 JP11962078A JP11962078A JPS6138653B2 JP S6138653 B2 JPS6138653 B2 JP S6138653B2 JP 11962078 A JP11962078 A JP 11962078A JP 11962078 A JP11962078 A JP 11962078A JP S6138653 B2 JPS6138653 B2 JP S6138653B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- circuit
- terminal
- variable attenuation
- adder
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000005236 sound signal Effects 0.000 claims description 9
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 7
- 238000005562 fading Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 230000005684 electric field Effects 0.000 description 5
- 230000007704 transition Effects 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G3/00—Gain control in amplifiers or frequency changers
- H03G3/20—Automatic control
- H03G3/30—Automatic control in amplifiers having semiconductor devices
- H03G3/34—Muting amplifier when no signal is present
- H03G3/348—Muting in response to a mechanical action or to power supply variations, e.g. during tuning; Click removal circuits
Landscapes
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Noise Elimination (AREA)
Description
【発明の詳細な説明】
本発明はフエーデイングのある無線通信回線に
おいて、フエーデイングによる瞬断のために欠け
た音声部分を他の正常な部分で補う装置に関する
もので、特に補つたことによるクリツク雑音を減
少させる装置に係るものである。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a device for compensating for audio parts lost due to instantaneous interruptions due to fading with other normal parts in wireless communication lines with fading. This relates to a device that reduces
無線通信回線においては衆知の如く、フエーデ
イングが存在し、これによる回線の瞬断のために
著しく通話品質が損なわれる。従来フエーデイン
グを軽減する手段としてダイバーシテイ方式が使
われ、あるいは音声の冗長性を利用して通話品質
の改善を行う音声処理方法が提案されている。 As is well known, fading occurs in wireless communication lines, and the instantaneous line interruption caused by this fading significantly impairs call quality. Conventionally, diversity methods have been used as a means to reduce fading, and voice processing methods have been proposed that utilize voice redundancy to improve call quality.
第１図は従来提案されている音声処理回路を示
す。端子１０１に印加された音声信号はスイツチ
回路１０３の一つの端子に印加され、記憶回路１
０４の出力信号がスイツチ回路１０３の他の端子
に印加され該スイツチ回路の中央端子が記憶回路
１０４の入力端子に接続され、該記憶回路の出力
端子が音声出力端子となり、端子１０２に印加さ
れた受信電界強度があらかじめ定められた値以上
のとき切替信号発出回路１０５はスイツチ回路１
０３を端子１０１の側に倒し、該受信電界強度が
あらかじめ定められた値以下になると端子１０６
の側に倒すことにより、瞬断のために欠けた部分
を補うものである。しかしながらこの回路におい
てはスイツチ回路１０３は瞬時に端子１０１また
は端子１０６を切替えるために切替部分で不連続
を生じ、クリツク雑音を発生するという欠点があ
つた。またこのクリツク雑音を減らすために端子
１０６の後に帯域制限フイルターを設けると、音
声信号の帯域を制限し、明瞭度を低下させるとい
う欠点があつた。本発明はこのような欠点を除去
し、明瞭度を低下させることなくクリツク雑音を
減少させる瞬断補償回路を与えるものである。以
下図面を用いて本発明の構成および動作原理を詳
細に説明する。 FIG. 1 shows a conventionally proposed audio processing circuit. The audio signal applied to the terminal 101 is applied to one terminal of the switch circuit 103, and the audio signal is applied to one terminal of the switch circuit 103.
The output signal of 04 is applied to the other terminal of the switch circuit 103, the center terminal of the switch circuit is connected to the input terminal of the memory circuit 104, the output terminal of the memory circuit becomes the audio output terminal, and the signal is applied to the terminal 102. When the received electric field strength is above a predetermined value, the switching signal generation circuit 105 switches to the switch circuit 1.
03 to the terminal 101 side, and when the received electric field strength becomes less than a predetermined value, the terminal 106
By tilting it to the side, it compensates for the missing part due to instantaneous interruption. However, this circuit has the disadvantage that the switch circuit 103 instantaneously switches the terminal 101 or the terminal 106, causing discontinuity at the switching portion and generating click noise. Furthermore, if a band-limiting filter is provided after the terminal 106 in order to reduce this click noise, there is a drawback that the band of the audio signal is limited and the clarity is reduced. The present invention eliminates these drawbacks and provides an interruption compensation circuit that reduces click noise without reducing clarity. The configuration and operating principle of the present invention will be explained in detail below using the drawings.
第２図は本発明の構成を示すブロツク図で、端
子２０１に印加された音声入力信号は第１の可変
減衰回路２０３の信号入力端子に印加され、可変
減衰回路２０３の出力信号は加算器２０４の一つ
の入力端子に印加され、該加算器の出力端子は音
声出力端子２０５に接続されるとともに記憶回路
２０６の書込端子に接続される。記憶回路２０６
の読出し端子は第２の可変減衰回路２０７の信号
入力端子に接続され可変減衰回路２０７の出力信
号は加算器２０４の他の一つの入力端子に印加さ
れる。制御信号発生回路２０８は端子２０２に印
加された受信電界強度を示す信号をもとに制御信
号を発生し、該信号は可変減衰回路２０５，２０
７の制御端子に印加され、相補的に減衰量を変化
させる。 FIG. 2 is a block diagram showing the configuration of the present invention, in which the audio input signal applied to the terminal 201 is applied to the signal input terminal of the first variable attenuation circuit 203, and the output signal of the variable attenuation circuit 203 is sent to the adder 204. The output terminal of the adder is connected to the audio output terminal 205 and to the write terminal of the memory circuit 206. Memory circuit 206
The read terminal of is connected to the signal input terminal of the second variable attenuation circuit 207, and the output signal of the variable attenuation circuit 207 is applied to the other input terminal of the adder 204. The control signal generation circuit 208 generates a control signal based on the signal indicating the received electric field strength applied to the terminal 202, and the signal is transmitted to the variable attenuation circuits 205, 20.
It is applied to the control terminal 7 and changes the amount of attenuation in a complementary manner.
第３図は第２図における各部の信号を示す図で
第３図イは第２図端子２０２の入力電界強度を示
し、ロ，ハはそれぞれ制御信号発生回路２０８か
ら可変減衰回路２０３，２０７に印加される制御
信号を示し、ニ，ホはそれぞれ可変減衰回路の出
力信号を示し、ヘは加算回路２０４の出力信号を
示す。信号イがある時刻t1においてあらかじめ定
められた閾値以下になつたとする。ｔ＜t1すなわ
ちT1の区間では制御信号発生回路２０８は可変
減承回路２０３を導通し可変減衰回路２０７を非
導通の状態にするような制御信号ロ，ハを発生し
ている。この結果加算回路２０４には可変減衰回
路２０３からの信号のみ現われニ、記憶回路２０
６からの信号は現われないホ。その結果T1の区
間では出力端子２０５にはニの信号のみが現わ
れ、この信号が記憶回路に蓄積される。ｔ≧t1に
なると制御信号発生回路２０８は可変減衰回路２
０３を徐々に非導通にし、可変減衰回路２０７を
徐々に導通状態にするような制御信号を発生する
（ロ，ハの遷移区間T2）。この結果可変減衰回路
２０３の出力信号はニのT2の区間に示すように
徐徐に減衰し、可変減衰回路２０７の出力信号ホ
のT2の区間に示すように徐々に増加する。遷移
区間T2を過ぎた区間T3では可変減衰回路２０３
は非導通となり可変減衰回路２０７は導通となつ
て記憶回路２０６の内容は可変減衰回路２０７、
加算回路２０４を通して巡回し出力端子２０５に
は、電界が閾値以下になつた区間においても連続
して信号が現われるヘ。通常音声信号は同一波形
を数周期にわたつて繰返す。 FIG. 3 is a diagram showing the signals of each part in FIG. 2. FIG. 3 A shows the input electric field strength of the terminal 202 in FIG. The control signals to be applied are shown, D and E respectively show the output signals of the variable attenuation circuit, and F shows the output signal of the adder circuit 204. Suppose that signal A becomes less than a predetermined threshold at a certain time t1 . In the interval t<t 1 , that is, T 1 , the control signal generating circuit 208 generates control signals B and C that make the variable attenuation circuit 203 conductive and the variable attenuation circuit 207 non-conductive. As a result, only the signal from the variable attenuation circuit 203 appears in the adder circuit 204, and the memory circuit 20
No signal from 6 appears. As a result, only the second signal appears at the output terminal 205 in the interval T1 , and this signal is stored in the memory circuit. When t≧t 1 , the control signal generation circuit 208 switches to the variable attenuation circuit 2.
A control signal is generated to gradually make the variable attenuation circuit 207 non-conductive and gradually make the variable attenuation circuit 207 conductive (transition period T 2 of B and C). As a result, the output signal of the variable attenuation circuit 203 gradually attenuates as shown in the section T 2 ( d), and the output signal of the variable attenuation circuit 207 gradually increases as shown in the section T 2 of (e). In the section T3 after the transition section T2 , the variable attenuation circuit 203
becomes non-conductive, the variable attenuation circuit 207 becomes conductive, and the contents of the memory circuit 206 become the variable attenuation circuit 207,
The signal circulates through the adder circuit 204 and appears at the output terminal 205 continuously even in the section where the electric field is below the threshold value. Normally, an audio signal repeats the same waveform over several periods.
このため記憶回路２０６の記憶長を適当に選ん
でおくことにより瞬断を意識せずに音声を連続し
て聞くことができる。しかもT2の区間において
受信信号と記憶信号を滑らかに合成接続している
ためにクリツク雑音を発生せず、またフイルタで
クリツク雑音を除く場合のような音声の帯域制限
による明瞭度の低下も生じない。 Therefore, by appropriately selecting the memory length of the memory circuit 206, it is possible to listen to audio continuously without being aware of momentary interruptions. Furthermore, since the received signal and the stored signal are smoothly combined and connected in the T 2 interval, no click noise is generated, and the intelligibility is also degraded due to voice band limitation, as is the case when removing click noise with a filter. do not have.
以上の説明において入力音声信号がアナログ信
号のとき可変減衰回路２０３，２０７は例えばア
ナログ減衰回路で構成され、記憶回路２０６は
CCD（Charge Coupled Device）等のアナログ
記憶回路で構成される。また制御信号発生回路２
０８は傾斜信号発生回路で構成される。 In the above description, when the input audio signal is an analog signal, the variable attenuation circuits 203 and 207 are configured with analog attenuation circuits, for example, and the storage circuit 206 is configured with an analog attenuation circuit.
It consists of an analog storage circuit such as a CCD (Charge Coupled Device). Also, the control signal generation circuit 2
08 is composed of a slope signal generation circuit.
入力音声信号がPCM等のデイジタル信号であ
る場合、第２図の構成は例えば制御信号発生回路
２０８はデイジタルの傾斜信号を発生し、可変減
衰回路２０３，２０７はデイジタル掛算器で、加
算回路２０４はデイジタル加算器で、記憶回路２
０６はデイジタルメモリで構成することができ
る。 When the input audio signal is a digital signal such as PCM, the configuration shown in FIG. Memory circuit 2 with digital adder
06 can be configured with a digital memory.
以上説明したように本発明による瞬断補償回路
は切替によるクリツク発生を生せず、瞬断による
欠けた部分を補償し、連続して音声を再生するこ
とを可能とするもので移動通信等のフエーデイン
グを伴う無線通信回線に適用して極めて効果の大
きいものである。 As explained above, the instantaneous interruption compensation circuit according to the present invention does not cause clicks due to switching, compensates for missing parts due to instantaneous interruption, and makes it possible to continuously reproduce audio. It is extremely effective when applied to wireless communication lines that involve fading.
第１図は従来の瞬断補償回路を示す構成図、第
２図は本発明による瞬断補償回路を示す構成図、
第３図は第２図における各部の信号を示す図であ
る。
図において、１０３……スイツチ回路、１０４
……切替信号発生回路、２０３，２０７……可変
減衰回路、２０４……加算回路、２０６……記憶
回路、２０８……制御信号発生回路。
FIG. 1 is a configuration diagram showing a conventional instantaneous interruption compensation circuit, FIG. 2 is a configuration diagram showing an instantaneous interruption compensation circuit according to the present invention,
FIG. 3 is a diagram showing signals of each part in FIG. 2. In the figure, 103...switch circuit, 104
...Switching signal generation circuit, 203, 207...Variable attenuation circuit, 204...Addition circuit, 206...Storage circuit, 208...Control signal generation circuit.
Claims (1)
入力端子と受信電界強度を示す信号の入力端子と
を備え、前記受信電界強度信号のあらかじめ定め
られた値に対する大小を判定し制御信号を発生す
る手段と、前記音声信号を前記制御信号により通
過もしくは減衰させる第１の可変減衰回路と、第
１の可変減衰回路の出力信号を第１の入力信号と
する加算器と、該加算器の出力信号を記憶する記
憶回路と、該記憶回路の出力信号を前記制御信号
により通過もしくは減衰させる第２の可変減衰回
路とから成り、第２の可変減衰回路の出力端子を
前記加算器の第２の入力端子に接続し、前記加算
器の出力端子を音声信号出力端子としたことを特
徴とする瞬断補償装置。1 means for determining the magnitude of the received field strength signal relative to a predetermined value and generating a control signal, comprising an input terminal for a demodulated audio signal and an input terminal for a signal indicating received field strength in a wireless communication device; , a first variable attenuation circuit that passes or attenuates the audio signal according to the control signal, an adder whose first input signal is an output signal of the first variable attenuation circuit, and an output signal of the adder is stored. and a second variable attenuation circuit that passes or attenuates the output signal of the storage circuit according to the control signal, the output terminal of the second variable attenuation circuit being connected to the second input terminal of the adder. An instantaneous interruption compensator characterized in that the output terminal of the adder is used as an audio signal output terminal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11962078A JPS5545286A (en) | 1978-09-27 | 1978-09-27 | Instantaneous break compensating unit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11962078A JPS5545286A (en) | 1978-09-27 | 1978-09-27 | Instantaneous break compensating unit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5545286A JPS5545286A (en) | 1980-03-29 |
| JPS6138653B2 true JPS6138653B2 (en) | 1986-08-30 |
Family
ID=14765934
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11962078A Granted JPS5545286A (en) | 1978-09-27 | 1978-09-27 | Instantaneous break compensating unit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5545286A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6385753A (en) * | 1986-09-30 | 1988-04-16 | Mita Ind Co Ltd | Drum material for electrophotographic organic photosensitive body |
| JPS63197957A (en) * | 1987-02-13 | 1988-08-16 | Furukawa Alum Co Ltd | Composite aluminum pipe for photosensitive drum of copying machine |
| KR20190089749A (en) | 2018-01-22 | 2019-07-31 | 도쿄엘렉트론가부시키가이샤 | Etching metho |
| US11011383B2 (en) | 2018-01-22 | 2021-05-18 | Tokyo Electron Limited | Etching method |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57184332A (en) * | 1981-05-09 | 1982-11-13 | Nippon Gakki Seizo Kk | Noise eliminating device |
| JP2007136044A (en) * | 2005-11-22 | 2007-06-07 | Fujinon Corp | Treater standing-up device for endoscope |
-
1978
- 1978-09-27 JP JP11962078A patent/JPS5545286A/en active Granted
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6385753A (en) * | 1986-09-30 | 1988-04-16 | Mita Ind Co Ltd | Drum material for electrophotographic organic photosensitive body |
| JPS63197957A (en) * | 1987-02-13 | 1988-08-16 | Furukawa Alum Co Ltd | Composite aluminum pipe for photosensitive drum of copying machine |
| KR20190089749A (en) | 2018-01-22 | 2019-07-31 | 도쿄엘렉트론가부시키가이샤 | Etching metho |
| US11011383B2 (en) | 2018-01-22 | 2021-05-18 | Tokyo Electron Limited | Etching method |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5545286A (en) | 1980-03-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA1218157A (en) | Analog and digital signal apparatus | |
| US6049722A (en) | Radio communication apparatus for use in dual-mode radio communication system and having factor variable control means dependent on the set mode | |
| US5893034A (en) | Cordless parent/slave telephone set with improved sidetone handling | |
| JPS6138653B2 (en) | ||
| US3911220A (en) | Multisound reproducing apparatus | |
| US5084904A (en) | Signal transmission device | |
| KR950007310B1 (en) | Digital Nonlinear Pre-Emphasis / D-Emphasis | |
| US4853797A (en) | Fir type digital filter for recording and reproducing apparatus | |
| JP4002709B2 (en) | Digital communication system | |
| JPS61137281A (en) | Recording and reproducing device | |
| JPH026710Y2 (en) | ||
| JPS6319923A (en) | Reducing device for pulsative noise | |
| JPH0522416B2 (en) | ||
| JPS59125146A (en) | Transmission and reception switching device | |
| JP2003526973A (en) | How to convert analog signals to digital signals | |
| SU756634A1 (en) | SWITCHING DEVICE FOR CONFERENCE COMMUNICATION 1 | |
| JP2535021B2 (en) | Luminance signal processing circuit | |
| JPH0125245B2 (en) | ||
| KR930001542Y1 (en) | Data retarding device using ram | |
| JPH04212523A (en) | Signal level adjusting circuit | |
| JPH0127359Y2 (en) | ||
| JPS6313524A (en) | Reducing device for pulselike noise | |
| JPS6041908B2 (en) | public address telephone equipment | |
| JPS60185434A (en) | Automatic equalizing circuit | |
| JPS6342903B2 (en) |