Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPS6216273B2 - - Google Patents
[go: Go Back, main page]

JPS6216273B2 - - Google Patents

Info

Publication number
JPS6216273B2
JPS6216273B2 JP9121182A JP9121182A JPS6216273B2 JP S6216273 B2 JPS6216273 B2 JP S6216273B2 JP 9121182 A JP9121182 A JP 9121182A JP 9121182 A JP9121182 A JP 9121182A JP S6216273 B2 JPS6216273 B2 JP S6216273B2
Authority
JP
Japan
Prior art keywords
etching
film
layer
etched
etching solution
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP9121182A
Other languages
Japanese (ja)
Other versions
JPS58210168A (en
Inventor
Hirotake Nakayama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP9121182A priority Critical patent/JPS58210168A/en
Publication of JPS58210168A publication Critical patent/JPS58210168A/en
Publication of JPS6216273B2 publication Critical patent/JPS6216273B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • ing And Chemical Polishing (AREA)

Description

【発明の詳細な説明】 本発明は同系統のエツチング液でエツチング可
能な金属膜が連続的に積層された膜構造のエツチ
ング方法に関するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method for etching a film structure in which metal films that can be etched with the same type of etching solution are successively laminated.

従来二層膜のエツチングは、各層の金属に対し
別々のエツチング液を用いていた。この方法では
任意の層のエツチング液を選定するのに他の層の
金属のエツチングされ具合、即ち選択性を検討す
る必要がある。しかしながら、この方法では、エ
ツチング作業中のトラブル等により再エツチング
又はオーバーエツチをする必要性が生じた場合に
膜厚、エツチング速度にも関係するが選択性に充
分な余裕がない限り、第1図に示すように基板1
上の第1金属膜2と第3金属膜4との間の第2金
属膜3と前記第3金属膜との間にオーバーエツチ
ング部5が生じる現象が生じる事は必至であり再
エツチングは不可能である又各層対応のエツチン
グ液の建浴、エツチング間の水洗、乾燥等の工程
が増大する不具合が生じる。
Conventionally, when etching a two-layer film, separate etching solutions were used for each layer of metal. In this method, when selecting an etching solution for a given layer, it is necessary to consider the degree of etching of metals in other layers, that is, the selectivity. However, in this method, if there is a need to re-etch or over-etch due to problems during etching, etc., the etching process shown in Fig. Substrate 1 as shown in
It is inevitable that an over-etched portion 5 will be formed between the second metal film 3 and the third metal film between the first metal film 2 and the third metal film 4 above, and re-etching is not necessary. However, there is also the problem that steps such as preparing an etching solution for each layer, washing with water between etchings, and drying are increased.

本発明の目的は上記した従来技術の不具合をな
くし、安定な多層膜のエツチングを可能にし、製
造工程数の削減を図ることである。
An object of the present invention is to eliminate the above-mentioned problems of the prior art, to enable stable etching of multilayer films, and to reduce the number of manufacturing steps.

上記目的を達成するために本発明は同系統のエ
ツチング液でエツチングされる金属が連続的に積
層された二層膜構造のエツチングをする場合、該
二層膜に対しエツチング速度が上層膜エツチング
速度より下層膜エツチング速度が遅いエツチング
液を用いて上層から連続的に同一エツチング液で
エツチングすることを特徴とするものである。以
下本発明の実施例を図を用いて詳述する。
In order to achieve the above object, the present invention provides that when etching a two-layer film structure in which metals to be etched are successively laminated with an etching solution of the same type, the etching speed for the two-layer film is equal to the etching speed of the upper layer film. This method is characterized in that an etching solution having a slower etching speed for the lower layer is used, and the upper layer is etched continuously with the same etching solution. Embodiments of the present invention will be described in detail below with reference to the drawings.

本発明の一実施例をAu/Cu膜を用いた場合に
ついて第2図a〜eを用いて説明する。
An embodiment of the present invention using an Au/Cu film will be described with reference to FIGS. 2a to 2e.

第2図aに示すように基板(セラミツク)16
上に第1層配線15、絶縁層14、Cr膜13、
Cu膜12、およびAu膜11の順に形成したの
ち、ホトレジストパターン17を第2図bに示す
ように形成する。その後この場合ヨウ素―ヨウ化
アンモニウム(ヨウ素75g/、ヨウ化アンモン
400g/)を用い連続的に第2図cに示すよう
にAu膜11、Cu膜12,13をエツチングす
る。この場合Cu膜12をエツチングする速度よ
りAu膜11をエツチングする速度が速いためCu
パターンがAuパターンより細くなることはな
い。その後Cr膜13を第2図dに示すようにエ
ツチングし、第2図eに示すようにホトレジスタ
パターン17を取り去り、第二層パターン18を
形成する。この時のAu膜11のサイドエツチン
グ量はμm程度であり数十μmのパターンを作ろ
うとする時間題にはならない。
As shown in FIG. 2a, the substrate (ceramic) 16
A first layer wiring 15, an insulating layer 14, a Cr film 13,
After forming the Cu film 12 and the Au film 11 in this order, a photoresist pattern 17 is formed as shown in FIG. 2b. Then, in this case, iodine-ammonium iodide (iodine 75g/, ammonium iodide)
The Au film 11 and the Cu films 12 and 13 are continuously etched as shown in FIG. In this case, the rate of etching the Au film 11 is faster than the rate of etching the Cu film 12, so the Cu
The pattern is never thinner than the Au pattern. Thereafter, the Cr film 13 is etched as shown in FIG. 2d, and the photoresist pattern 17 is removed as shown in FIG. 2e to form a second layer pattern 18. The amount of side etching of the Au film 11 at this time is on the order of .mu.m, so it is not a time issue when attempting to create a pattern of several tens of .mu.m.

以上述べた如く本発明により、Au/Cu2層膜
をエツチングする場合、上層膜エツチング速度よ
り下層膜エツチング速度の遅い一種類のエツチン
グ液でエツチングするためエツチングのための工
数削減ができ、ハンドリングを減少させることが
できる。
As described above, according to the present invention, when etching an Au/Cu double layer film, it is etched using a single type of etching solution whose etching speed is slower than the etching speed of the upper layer, so the number of man-hours for etching can be reduced, and handling can be reduced. can be done.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の方法による下層金属膜のオーバ
ーエツチング状態を示す断面図、第2図a〜eは
いずれも本発明の一実施例を示すもので、第2図
aはAu/Cu/Cr膜を絶縁膜上に形成した状態の
断面図、第2図bはホトレジストパターンを形成
した状態の断面図、第2図cはAu/Cu膜を連続
でエツチングした状態の断面図、第2図dはCr
膜をエツチングした状態の断面図、第2図eはホ
トレジストパターンを除去した状態の断面図であ
る。 11……Au膜、12……Cu膜、13……Cr
膜、14……絶縁層、15……第1配線層、16
……セラミツク基板、17……ホトレジストパタ
ーン、18……第2層パターン。
FIG. 1 is a cross-sectional view showing the state of overetching of the lower metal film by a conventional method, and FIGS. 2 a to e all show an embodiment of the present invention, and FIG. Figure 2b is a cross-sectional view of a film formed on an insulating film, Figure 2b is a cross-sectional view of a photoresist pattern formed, and Figure 2c is a cross-sectional view of a continuous Au/Cu film etched. d is Cr
FIG. 2e is a cross-sectional view after the film has been etched, and FIG. 2e is a cross-sectional view after the photoresist pattern has been removed. 11...Au film, 12...Cu film, 13...Cr
Film, 14... Insulating layer, 15... First wiring layer, 16
... Ceramic substrate, 17 ... Photoresist pattern, 18 ... Second layer pattern.

Claims (1)

【特許請求の範囲】[Claims] 1 同系統のエツチング液で、エツチング可能な
金属膜が二層積層され、該積層膜のエツチング速
度が異なる場合上層よりエツチング速度の遅い金
属膜用エツチング液で該二層膜を連続的にエツチ
ングすることを特徴とする二層膜のエツチング方
法。
1. When two layers of metal films that can be etched with the same type of etching solution are stacked and the etching rates of the stacked films are different, the two layers are continuously etched using an etching solution for metal films that has a slower etching speed than the upper layer. A method for etching a two-layer film, characterized by the following.
JP9121182A 1982-05-31 1982-05-31 Etching method for double layer film Granted JPS58210168A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9121182A JPS58210168A (en) 1982-05-31 1982-05-31 Etching method for double layer film

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9121182A JPS58210168A (en) 1982-05-31 1982-05-31 Etching method for double layer film

Publications (2)

Publication Number Publication Date
JPS58210168A JPS58210168A (en) 1983-12-07
JPS6216273B2 true JPS6216273B2 (en) 1987-04-11

Family

ID=14020080

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9121182A Granted JPS58210168A (en) 1982-05-31 1982-05-31 Etching method for double layer film

Country Status (1)

Country Link
JP (1) JPS58210168A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01146866U (en) * 1988-03-31 1989-10-11
JPH0365482U (en) * 1989-10-26 1991-06-26

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01146866U (en) * 1988-03-31 1989-10-11
JPH0365482U (en) * 1989-10-26 1991-06-26

Also Published As

Publication number Publication date
JPS58210168A (en) 1983-12-07

Similar Documents

Publication Publication Date Title
JP2606900B2 (en) Pattern formation method
JPS6216273B2 (en)
JPH027175B2 (en)
JPH0293081A (en) Multilayer film etching method
JPS61253386A (en) Multilayer film etching method
JP2969968B2 (en) Manufacturing method of metal mask for printing
JPH03154214A (en) Formation of photoresist pattern
JPS61189654A (en) Method for forming multilayer wiring structure
JPS6097691A (en) Method of producing thick film thin film wiring board
JPH0587973B2 (en)
JPS5856760B2 (en) Method for producing conductive plating film
KR950000850B1 (en) Fabricating method of semiconductor device
JPH0661354A (en) Method for manufacturing semiconductor device
JPS6325519B2 (en)
JPH07161723A (en) Method of forming metal pattern
JPS6050060B2 (en) Manufacturing method of semiconductor device
JP2809274B2 (en) Method for manufacturing semiconductor device
JPH01135027A (en) Etching method
JPS60106149A (en) Manufacture of semiconductor device
JPS5864033A (en) Manufacture of semiconductor device
JPH05308182A (en) Manufacture of film circuit board
JPH0645332A (en) Semiconductor device and manufacture thereof
JP2000164698A (en) Manufacture of semiconductor device
JPH01278048A (en) Manufacture of semiconductor device
JPS5815249A (en) Forming method for contacting hole