Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPS6232783B2 - - Google Patents
[go: Go Back, main page]

JPS6232783B2 - - Google Patents

Info

Publication number
JPS6232783B2
JPS6232783B2 JP11710679A JP11710679A JPS6232783B2 JP S6232783 B2 JPS6232783 B2 JP S6232783B2 JP 11710679 A JP11710679 A JP 11710679A JP 11710679 A JP11710679 A JP 11710679A JP S6232783 B2 JPS6232783 B2 JP S6232783B2
Authority
JP
Japan
Prior art keywords
pattern
patterns
dimensions
mask
photo
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP11710679A
Other languages
Japanese (ja)
Other versions
JPS5640242A (en
Inventor
Mototsugu Ogura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP11710679A priority Critical patent/JPS5640242A/en
Publication of JPS5640242A publication Critical patent/JPS5640242A/en
Publication of JPS6232783B2 publication Critical patent/JPS6232783B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70483Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
    • G03F7/70605Workpiece metrology
    • G03F7/70616Monitoring the printed patterns
    • G03F7/70625Dimensions, e.g. line width, critical dimension [CD], profile, sidewall angle or edge roughness
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F1/00Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
    • G03F1/38Masks having auxiliary features, e.g. special coatings or marks for alignment or testing; Preparation thereof
    • G03F1/44Testing or measuring features, e.g. grid patterns, focus monitors, sawtooth scales or notched scales

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Preparing Plates And Mask In Photomechanical Process (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)

Description

【発明の詳細な説明】 本発明は半導体装置の検査方法に関するもので
あり、その目的とするところは、ホトマスクのパ
ターン設計寸法に対するホトレジストパターンの
寸法の忠実度および位置合せの良否を目視検査等
にて極めて簡単に判断することにある。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a semiconductor device inspection method, and its purpose is to visually inspect the dimensional fidelity and alignment of a photoresist pattern with respect to the pattern design dimensions of a photomask. It is extremely easy to judge.

半導体IC、LSIの製造プロセス中のホトエツチ
工程にて、ホトレジストパターンのホトマスクパ
ターンに対する忠実度は、微小寸法ルールになれ
ばなるほど厳しくなつてきている。ホトレジスト
パターンのパターン寸法はそのパターンに対応す
るホトマスクパターン寸法によつてほぼ決定され
るが、露光条件、現像条件、ベーキング条件等に
よつて、±1μm程度は十分制御できる。それ
故、適性なパターン寸法を得るために、例えば露
光量を決定したい時、種々の露光条件のウエハを
作成しそのパターン寸法をマスクパターン中の適
当な場所の寸法を寸法測定器(例えばテレコンパ
レーター)で測定し、ホトマスクパターンのパタ
ーン寸法と比較していた。
In the photo-etching process during the manufacturing process of semiconductor ICs and LSIs, the fidelity of the photoresist pattern to the photomask pattern is becoming stricter as the miniaturization rules become smaller. The pattern dimensions of a photoresist pattern are almost determined by the dimensions of a photomask pattern corresponding to the pattern, but can be sufficiently controlled within about ±1 μm by adjusting exposure conditions, development conditions, baking conditions, etc. Therefore, in order to obtain appropriate pattern dimensions, for example, when determining the exposure dose, wafers with various exposure conditions are created and the pattern dimensions are measured at appropriate locations in the mask pattern using a dimension measuring device (such as a telecomputer). The pattern dimensions were compared with the pattern dimensions of the photomask pattern.

この方法では、その度に何枚ものウエハのパタ
ーン寸法を測定しなければならず、又その寸法に
相当するマスクパターン寸法を覚えておかなけれ
ばならず、露光量を決定するだけでも非常に作業
能率が悪かつた。
With this method, the pattern dimensions of multiple wafers must be measured each time, and the mask pattern dimensions corresponding to those dimensions must be memorized, making it extremely difficult to determine the exposure dose. It was inefficient.

本発明は、上述のような従来の欠点に鑑みこれ
を改良するものである。以下、第1図〜第3図を
用いて本発明を説明する。
The present invention is intended to improve upon the conventional drawbacks as described above. The present invention will be explained below using FIGS. 1 to 3.

第1図において1を文字B、Bパターンに対応
するレジスターマークを2とする。ホトB工程
(Bマスクを用いてウエハ上にパターンニングす
る工程)に用いるBマスク内のマスク合せ用アラ
イメントキーは第2図のようになり、3はアライ
メントキー、4は文字B、Bパターン内で一番重
要なパターンたとえば最小寸法等着目すべき寸法
名5を記入する(例えば2.8μmと記入する)。そ
して、例えばその着目すべき寸法名5の幅をもつ
た適当な長さのパターン7,8,9,10をX方
向、Y方向に2個ずつ及びパターン残し、抜きを
2個ずつ計4個設ける。第2図において斜線部は
マスク上例えばCrが蒸着されたところで白ヌキ
部が透明部とする。従つて、ポジレジストを用い
た場合パターンニングされたウエハ上ではパター
ン7,10は残し、パターン8,9は抜きとな
る。寸法判断領域6及び寸法名5の形状は任意で
あるがそのアライメント領域での配置は着目すべ
きホトエツチ工程のアライメントキー3のすぐ近
くにパターン設計し、他のホトエツチ工程のそれ
と混同せずかつ、例えば目視検査において合せ精
度、パターン寸法忠実度を顕微鏡の同一視野内で
見えるようにする。
In FIG. 1, 1 is the letter B, and 2 is the register mark corresponding to the B pattern. The alignment key for mask alignment in the B mask used in the photo B process (the process of patterning on a wafer using the B mask) is as shown in Figure 2, where 3 is the alignment key, 4 is the letter B, and the inside of the B pattern. Enter the name 5 of the most important pattern, such as the minimum dimension, etc. (for example, enter 2.8 μm). Then, for example, create patterns 7, 8, 9, and 10 of appropriate lengths with the width of the dimension name 5 to be focused on, two each in the X direction and Y direction, and leave two patterns, with two punches, for a total of four patterns. establish. In FIG. 2, the shaded area is where Cr, for example, is deposited on the mask, and the blank area is the transparent area. Therefore, when a positive resist is used, patterns 7 and 10 are left on the patterned wafer, and patterns 8 and 9 are blanked out. The shape of the dimension judgment region 6 and the dimension name 5 is arbitrary, but the arrangement in the alignment region is designed to be a pattern in the immediate vicinity of the alignment key 3 of the photo-etching process of interest, so that it will not be confused with that of other photo-etching processes, and For example, in visual inspection, alignment accuracy and pattern dimensional fidelity can be seen within the same field of view of a microscope.

一方、パターン抜き、残しの同一パターン7と
8及び9と10を設けたのは、通常、適性露光だ
と例えばこれらのマスクパターンがパターンニン
グされたウエハ上ではパターン7,8に対応して
形成されたパターンの幅が等しくなり、露光オー
バーだと、仮にポジ型レジストを使用していると
技きパターン8に対応するパターンの幅の寸法が
残しパターン7に対応するパターンの幅より広く
パターンニングされ、露光オーバーであることは
すぐに判断できる。人間の目というものは絶対寸
法の測定の誤差は大きいが、寸法の相対比較の誤
差は非常に少なく、本発明この原理を有効に利用
することが可能となる。
On the other hand, the reason why the same patterns 7 and 8 and 9 and 10 are provided after pattern removal is that when proper exposure is performed, for example, these mask patterns are usually formed corresponding to patterns 7 and 8 on a patterned wafer. If the pattern widths are the same and the exposure is overexposed, if a positive resist is used, the width of the pattern corresponding to pattern 8 will remain and the pattern will be wider than the width of the pattern corresponding to pattern 7. It is easy to tell that the image is overexposed. Although the human eye has a large error in measuring absolute dimensions, the error in relative comparison of dimensions is very small, and the present invention can effectively utilize this principle.

本実施において、X、Y2方向に設けたのは、
マスク露光装置の方式によりパターン寸法に指向
性があるものもあり、着目すべき寸法の実際のパ
ターンがX方向かY方向にあるのか、露光装置の
指向性と実際パターンの配置を考慮してX、Y2
方向に設けた。
In this implementation, the following were installed in the X and Y2 directions:
Depending on the method of mask exposure equipment, some pattern dimensions have directionality, so whether the actual pattern with the dimension of interest is in the ,Y2
It was set in the direction.

尚、第3図はホト工程3工程(B、C、D工
程)のマスク合せを終了した後のウエハ上形成パ
ターンの様子であるが11がC、12がD、13
がD、14が寸法2.0μm、15,16,17,
18がそれぞれ寸法2.0μmに対する判定パター
ンである。
In addition, FIG. 3 shows the pattern formed on the wafer after completing the mask alignment in the 3 photo process steps (B, C, and D steps); 11 is C, 12 is D, and 13 is
is D, 14 is 2.0 μm in size, 15, 16, 17,
18 are determination patterns for a size of 2.0 μm.

本発明によれば、抜き、残しパターンの幅を正
確に比較でき、微細加工のホトレジストパターン
のパターン寸法の判定が、ホトレジストパターン
寸法がマスク寸法に忠実かどうか、その都度、パ
ターン幅測定器(例えばテレコンパレータ)で測
定しなくても、顕微鏡を用いての目視検査で、そ
の判定が一目瞭然であるとともに、パターン幅測
定器等を使つてより正確な測定が可能となる。第
3図のように全体的に見た場合、どのホトエツチ
工程はマスク寸法に忠実であり、あるいはパター
ン寸法が大きめであるとかが全て、極めてわかり
やすくチツプの一場所にエツチング工程後は履歴
として残り、後の不良解析に対してもプロセス
(特にホトエツチ工程)に関する十分な資料とな
る。
According to the present invention, the widths of punched and left patterns can be accurately compared, and the pattern dimensions of microfabricated photoresist patterns can be judged each time by using a pattern width measuring device (e.g. Even without measuring with a telecomparator, the judgment can be easily made by visual inspection using a microscope, and more accurate measurements can be made using a pattern width measuring device or the like. When viewed as a whole as shown in Figure 3, it is very easy to see which photo-etching process was faithful to the mask dimensions, or whether the pattern dimensions were larger, etc., all of which remain as a history after the etching process in one place on the chip. This provides sufficient information regarding the process (especially the photo-etch process) for later failure analysis.

このように本発明はこれからの半導体装置の高
精度、微細加工技術に関し、ホトマスクのウエハ
上への形成パターン寸法の忠実度の検査方法の観
点から非常に重要なものであることがわかる。
As described above, it can be seen that the present invention is very important in relation to future high-precision and microfabrication technology for semiconductor devices, from the viewpoint of a method for inspecting the fidelity of the dimensions of patterns formed on photomasks on wafers.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明を説明するためのマスクの構成
図の一部の平面図、第2図は本発明の一実施例に
おけるマスク合せ用キー付近の平面図、第3図は
B、C、Dのホト工程を終了した(パターンニン
グされた)後のウエハ上のマスク合せ用キー付近
の平面図である。 5……着目寸法表示、6……寸法パターン表示
領域、7,10……パターン残し表示パターン、
8,9……パターン抜き表示パターン。
FIG. 1 is a plan view of a part of a mask configuration diagram for explaining the present invention, FIG. 2 is a plan view of the vicinity of the mask alignment key in an embodiment of the present invention, and FIG. 3 is a plan view of B, C, FIG. 6 is a plan view of the vicinity of the mask alignment keys on the wafer after the photo process of D is completed (patterned); 5... Dimension display of interest, 6... Dimension pattern display area, 7, 10... Pattern remaining display pattern,
8, 9... Pattern extraction display pattern.

Claims (1)

【特許請求の範囲】 1 マスク合せキーの近傍にパターン寸法チエツ
ク用の抜き及び残しパターンを設けたホトマスク
を用い、前記マスクによるホトエツチング工程で
形成されたキーパターンとチエツク用の抜き及び
残しパターンを顕微鏡の同一視野内で目視検査す
ることを特徴とする半導体装置の検査方法。 2 垂直ならびに水平方向にチエツク用パターン
を設けたことを特徴とする特許請求の範囲第1項
に記載の半導体装置の検査方法。
[Scope of Claims] 1. Using a photomask with punched and left patterns for checking pattern dimensions in the vicinity of the mask alignment key, the key pattern and the punched and left patterns for checking formed in the photoetching process using the mask are examined under a microscope. A method for inspecting a semiconductor device, comprising visually inspecting it within the same field of view. 2. The method for testing a semiconductor device according to claim 1, characterized in that check patterns are provided in both vertical and horizontal directions.
JP11710679A 1979-09-11 1979-09-11 Mask for semiconductor device Granted JPS5640242A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11710679A JPS5640242A (en) 1979-09-11 1979-09-11 Mask for semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11710679A JPS5640242A (en) 1979-09-11 1979-09-11 Mask for semiconductor device

Publications (2)

Publication Number Publication Date
JPS5640242A JPS5640242A (en) 1981-04-16
JPS6232783B2 true JPS6232783B2 (en) 1987-07-16

Family

ID=14703542

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11710679A Granted JPS5640242A (en) 1979-09-11 1979-09-11 Mask for semiconductor device

Country Status (1)

Country Link
JP (1) JPS5640242A (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5960439A (en) * 1982-09-30 1984-04-06 Fujitsu Ltd Photomask
JPS59143159A (en) * 1983-02-07 1984-08-16 Mitsubishi Electric Corp Pattern overlapping method for photoengraving process
JPS60202933A (en) * 1984-03-16 1985-10-14 Fujitsu Ltd Inspecting method of reticle
JPH07111953B2 (en) * 1988-12-13 1995-11-29 富士通株式会社 Photolithography pattern dimension management method

Also Published As

Publication number Publication date
JPS5640242A (en) 1981-04-16

Similar Documents

Publication Publication Date Title
EP0061536B1 (en) Method of manufacturing a semiconductor device having improved alignment marks and alignment marks for said method
US4475811A (en) Overlay test measurement systems
CN101398630B (en) Alignment and overlay mark, mask structure and using method thereof
JP3630269B2 (en) Superposition mark and semiconductor device manufacturing method using this superposition mark
CN113990770B (en) Wafer detection method and detection device
US6357131B1 (en) Overlay reliability monitor
JP2001209167A (en) Photomask, photomask pair, semiconductor device, and method of manufacturing semiconductor device
US4606643A (en) Fine alignment system
JPS6232783B2 (en)
US4566192A (en) Critical dimension measurement structure
US6727989B1 (en) Enhanced overlay measurement marks for overlay alignment and exposure tool condition control
US6800403B2 (en) Techniques to characterize iso-dense effects for microdevice manufacture
JPS5846054B2 (en) photo mask
US5928820A (en) Method for measuring pattern line width during manufacture of a semiconductor device
US4639142A (en) Dimension monitoring technique for semiconductor fabrication
US6330355B1 (en) Frame layout to monitor overlay performance of chip composed of multi-exposure images
KR960011264B1 (en) Contact hole type confirmation method of semiconductor device
JP2829211B2 (en) Misalignment measurement method
JPS60226129A (en) semiconductor equipment
CN118838127B (en) Method for measuring photoresist fading amount and optical proximity correction method
CN111965961B (en) Positioning method and positioning mark for photoetching process
US6579650B2 (en) Method and apparatus for determining photoresist pattern linearity
JPS6111461B2 (en)
JPH08321533A (en) Inspection method of position deviation of alignment mark
JPH05152183A (en) Size measuring method for semiconductor device