JPS6234176B2 - - Google Patents
Info
- Publication number
- JPS6234176B2 JPS6234176B2 JP55098221A JP9822180A JPS6234176B2 JP S6234176 B2 JPS6234176 B2 JP S6234176B2 JP 55098221 A JP55098221 A JP 55098221A JP 9822180 A JP9822180 A JP 9822180A JP S6234176 B2 JPS6234176 B2 JP S6234176B2
- Authority
- JP
- Japan
- Prior art keywords
- state
- transition
- control signal
- switch
- switch circuits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
- H03J5/00—Discontinuous tuning; Selecting predetermined frequencies; Selecting frequency bands with or without continuous tuning in one or more of the bands, e.g. push-button tuning, turret tuner
- H03J5/02—Discontinuous tuning; Selecting predetermined frequencies; Selecting frequency bands with or without continuous tuning in one or more of the bands, e.g. push-button tuning, turret tuner with variable tuning element having a number of predetermined settings and adjustable to a desired one of these settings
- H03J5/0245—Discontinuous tuning using an electrical variable impedance element, e.g. a voltage variable reactive diode, in which no corresponding analogue value either exists or is preset, i.e. the tuning information is only available in a digital form
- H03J5/0272—Discontinuous tuning using an electrical variable impedance element, e.g. a voltage variable reactive diode, in which no corresponding analogue value either exists or is preset, i.e. the tuning information is only available in a digital form the digital values being used to preset a counter or a frequency divider in a phase locked loop, e.g. frequency synthesizer
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Superheterodyne Receivers (AREA)
- Rotary Switch, Piano Key Switch, And Lever Switch (AREA)
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Description
【発明の詳細な説明】
本発明は受信機、送信機等に於ける選局装置の
為の回転式制御信号発生装置に関するものであ
る。選局に際してローカル発振周波数を一定の周
波数から他の周波数に移動させる装置は近年クリ
スタルシンセサイザ等からPLLシンセサイザに変
りつつある。かかるPLLシンセサイザは、例えば
基準周波数発生部、位相比較器、ローパスフイル
タ、電圧制御発振器、プログラマブルカウンタ等
から構成されるものであるが、その出力周波数
(o)は、基準周波数(r)と前記プログラ
マブルカウンタによつて設定する分周波(N)と
の積、即ちo=N・rとなり、よつて該分周
数(N)をNコントロール部により、例えばN+
1,N+2,N+3,……あるいはN−1,N−
2,N−3,……と変更することにより出力周波
数(o)を基準周波数(r)の間隔で変更す
ることができるものである。このようなPLLシン
セサイザを用いた選局装置では前記プログラムカ
ウンタのN値をカウントアツプ並びにカウントダ
ウンするための制御信号発生装置が必要となる。
従来は、前記カウントアツプ用のスイツチとカウ
ントダウン用のスイツチを夫々設け、いずれかの
スイツチを継続することにより、継続毎に制御信
号を発生させている。かかるスイツチを機械的な
ものからホトカツプラー等の光学的その他のスイ
ツチに置き換えたものもあるが、原理的には機械
的スイツチと等価な動作をするものである。従来
はこのように夫々のスイツチの継続によつて夫々
の信号を発生させるものであるので、機構的な構
造によつては継続に於ける瞬時的接続時間がまち
まちとなつて、動作が不安定となる他、従来から
多く使用されてきた回転式のように操作部を構成
することは構造的に、また価格的に難かしいとい
う欠点がある。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a rotary control signal generating device for a tuning device in a receiver, transmitter, etc. In recent years, devices that move the local oscillation frequency from a certain frequency to another during tuning have been changing from crystal synthesizers and the like to PLL synthesizers. Such a PLL synthesizer is composed of, for example, a reference frequency generator, a phase comparator, a low-pass filter, a voltage controlled oscillator, a programmable counter, etc., and its output frequency (o) is the same as the reference frequency (r) and the programmable counter. The product of the frequency division wave (N) set by the counter, that is, o=N・r, and therefore, the frequency division number (N) is set by the N control section, for example, N+
1, N+2, N+3, ... or N-1, N-
2, N-3, . . . , the output frequency (o) can be changed at intervals of the reference frequency (r). A channel selection device using such a PLL synthesizer requires a control signal generating device for counting up and counting down the N value of the program counter.
Conventionally, a count-up switch and a count-down switch are provided, and by continuing to operate one of the switches, a control signal is generated each time the count-up switch is continued. Although such switches have been replaced with optical or other switches such as photocouplers, in principle they operate in the same way as mechanical switches. Conventionally, each signal is generated by the continuation of each switch, so depending on the mechanical structure, the instantaneous connection time during continuation may vary, resulting in unstable operation. In addition, there is a drawback that it is structurally and economically difficult to configure the operating section like the rotary type that has been widely used in the past.
本発明は回転スイツチを使用して、該回転スイ
ツチの回転方向に応じた制御信号を発生させるよ
うにしたもので、即ち、回転軸を回転させること
によつて交互にON―OFFを繰り返すスイツチ回
路を少なくとも2回路設け、該スイツチ回路は夫
夫ON状態の範囲に対応する前記回転軸の回転角
度を異ならしめると共に、その一方側の境界は夫
夫一致あるいは近接させて構成した回転スイツチ
と、夫々の前記スイツチ回路がOFF状態からON
状態へ、あるいはON状態からOFF状態へ遷移し
た際に遷移信号を発生させる遷移信号発生回路
と、夫々の前記遷移信号の時間的一致及び不一致
の夫夫に対応した制御信号を発生させる制御信号
発生回路とから構成したことを要旨とするもので
ある。以下本発明を実施例に基づいて詳細に説明
すると次の通りである。 The present invention uses a rotary switch and generates a control signal according to the direction of rotation of the rotary switch. In other words, the switch circuit alternately turns on and off by rotating the rotary shaft. At least two circuits are provided, and the switch circuits vary the rotation angles of the rotary shaft corresponding to the range of the husband ON state, and one side of the switch circuit has a rotary switch configured such that the husbands coincide or are close to each other. The switch circuit is turned on from the OFF state.
a transition signal generation circuit that generates a transition signal when transitioning to a state or from an ON state to an OFF state, and a control signal generation circuit that generates a control signal corresponding to a time coincidence or mismatch of each of the transition signals. The gist of this is that it is composed of a circuit. The present invention will be described in detail below based on examples.
符号Aは回転スイツチを示すもので、該回転ス
イツチAはつまみ1等の回転軸lを回転させるこ
とによつて交互にON―OFFを繰り返すスイツチ
回路を少なくとも2回路S,S′設け、該スイツチ
回路S,S′は夫々ON状態の範囲に対応する前記
回転軸lの回転角度θ,θ′を異ならしめると共
に、その一方側の境界e,e′を夫々一致あるいは
近接させて構成する。第2図は前記回転スイツチ
Aの具体例を示すもので、符号2は絶縁体基板、
3,3′は該基板2の同心円上に設け、前記スイ
ツチ回路S,S′の一方の電極を成す複数の導体パ
ターン、4,4′は前記つまみ1等の回転角lを
回転させることにより前記同心円に沿つて摺動
し、前記スイツチ回路S,S′の他方の電極を成す
摺動電極である。ここで、前記回転スイツチAに
於けるスイツチ回路S,S′は、前記回転軸lの一
回転当り何回ON―OFFを繰り返すように構成し
ても良いし、その構成も具体例のように機械的接
点を用いる他、光学的その他の接点を用いるよう
にしても良いし、スイツチ回路S,S′も3回路以
上設けても良い。尚、前記一方側の境界e,e′は
完全に一致させずに、第2図dにもその具体例と
して示すように若干ずらすようにすればチヤタリ
ング現象による誤動作を低減することができる。
次に符号Bは遷移信号発生回路を示すもので、該
遷移信号発生回路Bは、夫々の前記スイツチ回路
S,S′が、OFF状態からON状態へあるいはON
状態からOFF状態へ遷移した際にのみ遷移信号
を発生させるものである。第3図に示した遷移信
号発生回路Bは、前記スイツチ回路S,S′が
OFF状態からON状態へ遷移した際にのみ遷移信
号を発生させるようにした具体例を示すものであ
り、その動作を説明すると次の通りである。まず
コンデンサC1,C1′は前記スイツチ回路S,S′の
チヤタリング現象雑音を消去する為のもので、ま
た抵抗R2,R2′並びにコンデンサC0,C0′は時定数
回路である。しかして前記スイツチ回路S,S′が
OFF状態の時は、抵抗R0,R0′を介してコンデン
サC0,C0′に電圧が加わり、該コンデンサC0,
C0′は抵抗R0,R0′側を+、抵抗R2,R2′側を−に
充電する。かかる際、トランジスターTr1,
Tr1′は抵抗R1,R1′とR2,R2′のバイアスにより、
ON状態となつており、即ち抵抗R3,R3′の両端に
は正の電圧が生じている。かかる状態に於いて、
スイツチ回路S,S′がON状態へ遷移すると、コ
ンデンサC0,C0′の電荷が該スイツチ回路S,
S′並びに抵抗R2,R2′を通して放電するので、ト
ランジスタTr1,Tr1′のベース電位が下がつてベ
ース電流が流れなくなり、従つて該トランジスタ
Tr1,Tr1′がOFFとなつて抵抗R3,R3′両端の電
圧がゼロとなる。かかる状態は抵抗R2,R2′とコ
ンデンサC0,C0′によつて決まる時定数に応じて
持続した後、再びトランジスタTr1,Tr1′がONと
なつて抵抗R3,R3′間に正電圧が生じる。このよ
うに第3図に示した遷移信号発生回路Bは、前記
スイツチ回路S,S′がOFF状態からON状態に遷
移した際に、正電圧から零電圧に立ち下がつた遷
移信号を発生する。かかる具体例の他、該遷移信
号発生回路Bは、該スイツチ回路S,S′がON状
態からOFF状態に遷移した際に遷移信号を発生
するようにしても良いし、該遷移信号も零から正
に立ち上つた信号としても、即ち信号の論理は正
論理としても負論理としても良いことは勿論であ
る。次に符号Cは制御信号発生回路を示すもの
で、該制御信号発生回路Cは、夫々の前記スイツ
チ回路S,S′に対応した前記遷移信号の時間的不
一致及び一致の夫々に対応した制御信号を発生さ
せるものであり、該制御信号の出力部O,O′は
夫々選局装置のプログラマブルカウンタDのアツ
プカウント入力部並びにダウンカウント入力部に
接続する。ここで第3図に示す制御信号発生回路
Cの具体例は、ダイオードD2,D3によつて構成
する負論理INVERT―AND回路によつて、負論
理である夫々の前記遷移信号が時間的に一致した
時にのみ制御信号を発生し、またダイオードD1
とトランジスタTr2によつて構成した回路によつ
て、負論理である夫々の前記遷移信号が時間的に
一致していない時にのみ、一方の遷移信号に対応
して制御信号を発生させるものである。以上の制
御信号発生回路Cの構成も、前段の遷移信号発生
回路Bの構成、信号論理、並びに後段のプログラ
マブルカウンタDの構成、信号論理に応じて適宜
に構成して良いことは勿論である。尚、該制御信
号発生回路Cは前述した通り前記遷移信号が時間
的に一致した時にのみ制御信号を発生するもので
あるが、かかる遷移信号の一致とは、時間的に全
く一致することのみを意味するものではなく、時
間的不一致と区別し得る程度に一致する事、即ち
時間的にほぼ一致することをも含むものである。 The symbol A indicates a rotary switch, and the rotary switch A is provided with at least two switch circuits S and S' that alternately turn ON and OFF by rotating the rotating shaft l of the knob 1, etc. The circuits S and S' are configured so that the rotation angles θ and θ' of the rotation axis l corresponding to the range of the ON state are different, and the boundaries e and e' on one side thereof are made to coincide or be close to each other, respectively. FIG. 2 shows a specific example of the rotary switch A, in which reference numeral 2 denotes an insulating substrate;
3 and 3' are a plurality of conductor patterns provided on concentric circles of the substrate 2 and forming one electrode of the switch circuits S and S'; This is a sliding electrode that slides along the concentric circle and forms the other electrode of the switch circuits S and S'. Here, the switch circuits S and S' in the rotary switch A may be configured to repeat ON and OFF several times per rotation of the rotary shaft l, and the configuration may be similar to the specific example. In addition to using mechanical contacts, optical and other contacts may be used, and three or more switch circuits S, S' may be provided. Incidentally, if the boundaries e and e' on one side are not completely aligned but are slightly shifted as shown in FIG. 2d as a specific example, malfunctions due to the chattering phenomenon can be reduced.
Next, reference numeral B indicates a transition signal generation circuit, and the transition signal generation circuit B is used to switch the respective switch circuits S and S' from an OFF state to an ON state or to an ON state.
A transition signal is generated only when there is a transition from the state to the OFF state. In the transition signal generation circuit B shown in FIG. 3, the switch circuits S and S' are
This shows a specific example in which a transition signal is generated only when transitioning from an OFF state to an ON state, and its operation will be explained as follows. First, the capacitors C 1 and C 1 ' are used to eliminate the chattering noise of the switch circuits S and S', and the resistors R 2 and R 2 ' and the capacitors C 0 and C 0 ' are time constant circuits. . Therefore, the switch circuits S and S'
When in the OFF state, voltage is applied to the capacitors C 0 , C 0 ′ via the resistors R 0 , R 0 ′, and the capacitors C 0 ,
C 0 ' charges the resistors R 0 and R 0 ' side to +, and charges the resistor R 2 and R 2 ' side to -. In this case, the transistor Tr 1 ,
Tr 1 ′ is biased by resistors R 1 , R 1 ′ and R 2 , R 2 ′,
It is in the ON state, that is, a positive voltage is generated across the resistors R 3 and R 3 '. In such a situation,
When the switch circuits S and S' transition to the ON state, the charges in the capacitors C 0 and C 0 ' are transferred to the switch circuits S and S'.
Since the discharge occurs through S' and the resistors R 2 and R 2 ', the base potential of the transistors Tr 1 and Tr 1 ' drops and the base current stops flowing, so that the transistors
Tr 1 and Tr 1 ′ are turned off, and the voltage across resistors R 3 and R 3 ′ becomes zero. After this state lasts for a time constant determined by the resistors R 2 , R 2 ′ and the capacitors C 0 , C 0 ′, the transistors Tr 1 , Tr 1 ′ are turned on again, and the resistors R 3 , R 3 A positive voltage is generated between In this way, the transition signal generating circuit B shown in FIG. 3 generates a transition signal that drops from a positive voltage to zero voltage when the switch circuits S and S' transition from the OFF state to the ON state. . In addition to this specific example, the transition signal generating circuit B may generate a transition signal when the switch circuits S and S' transition from the ON state to the OFF state, or the transition signal may also change from zero to Of course, the signal may rise positively, that is, the logic of the signal may be positive logic or negative logic. Next, reference numeral C indicates a control signal generation circuit, and the control signal generation circuit C generates control signals corresponding to temporal mismatch and coincidence of the transition signals corresponding to the respective switch circuits S and S'. The output parts O and O' of the control signal are respectively connected to the up count input part and the down count input part of a programmable counter D of the channel selection device. Here, in the specific example of the control signal generation circuit C shown in FIG. 3 , each of the negative logic transition signals is temporally The control signal is generated only when the diode D 1
and a transistor Tr2 , a control signal is generated in response to one of the transition signals only when the respective transition signals of negative logic do not coincide in time. . Of course, the configuration of the control signal generation circuit C described above may be appropriately configured depending on the configuration and signal logic of the transition signal generation circuit B in the preceding stage and the configuration and signal logic of the programmable counter D in the subsequent stage. Note that, as described above, the control signal generation circuit C generates a control signal only when the transition signals coincide in time, but the coincidence of the transition signals does not mean that they completely coincide in time. It does not necessarily mean that the terms match, but it also includes matching to a degree that can be distinguished from temporal mismatch, that is, almost matching in time.
以上の構成に於いて今、前記つまみ1等の回転
軸lを回転させて摺動電極4,4′を時計回りに
回転すると、該摺動電極4,4′は、第2図b並
びに第4図に示す導体パターン3,3′上を図中
左方から右方に移動するので、スイツチ回路S,
S′がOFF状態からON状態に遷移する時点には第
4図aに示すような時間差が生じる。従つて前記
遷移信号発生回路Bに於いて該スイツチ回路S,
S′がOFF状態からON状態に遷移した際にのみに
発生する遷移信号S1,S1′も第4図b,cに示す
ように、スイツチ回路S,S′のON状態となる前
記時間差に応じた時間差を生じる。尚、第4図b
は夫々トランジスタTr1,Tr1′のベース電圧を、
第4図c,eは夫々該トランジスタTr1,Tr1′の
エミツタ電圧を示すものである。このようにして
遷移信号S1,S1′は時間的に相前後して制御信号
発生回路Cに入力されるので、第4図dに示すよ
うに他の遷移信号S1′の不存在下に於いてのみ遷
移信号S1に対応して出力を生じる出力部Oに制御
信号S2が発生し、また該遷移信号S1,S1′が一致
した時のみ出力を生じる出力部O′には制御信号
が生じない。しかして前記した方向への回転軸l
の回転を続けることによつて、適宜の回転角毎に
前記出力部Oのみに前記制御信号S2が間欠的に生
じ、かかる制御信号S2によつて例えばプログラマ
ブルカウンタDがカウントアツプして、Nが順次
N+1,N+2,……と増加する方向に選局を行
なうことができる。 In the above configuration, when the rotating shaft l of the knob 1 etc. is rotated to rotate the sliding electrodes 4, 4' clockwise, the sliding electrodes 4, 4' will be rotated as shown in FIGS. 4. Since the conductor patterns 3 and 3' shown in Figure 4 are moved from the left to the right in the figure, the switch circuits S,
There is a time difference as shown in FIG. 4a when S' transitions from the OFF state to the ON state. Therefore, in the transition signal generation circuit B, the switch circuits S,
The transition signals S 1 and S 1 ' that are generated only when S' transitions from the OFF state to the ON state are also affected by the above-mentioned time difference when the switch circuits S and S' are in the ON state, as shown in FIGS. 4b and c. There will be a time difference depending on the time. Furthermore, Fig. 4b
are the base voltages of transistors Tr 1 and Tr 1 ′, respectively,
FIGS. 4c and 4e show the emitter voltages of the transistors Tr 1 and Tr 1 ', respectively. In this way, the transition signals S 1 and S 1 ' are input to the control signal generation circuit C temporally one after the other, so that the transition signals S 1 and S 1 ' are inputted to the control signal generation circuit C sequentially in time, so that in the absence of the other transition signal S 1 ', as shown in FIG. A control signal S 2 is generated at the output section O which produces an output in response to the transition signal S 1 only when the transition signal S 1 matches. no control signal is generated. Therefore, the axis of rotation l in the direction mentioned above
By continuing to rotate, the control signal S2 is intermittently generated only at the output section O at every appropriate rotation angle, and the programmable counter D, for example, is counted up by the control signal S2 . Tuning can be performed in the direction in which N increases sequentially as N+1, N+2, . . . .
次に前記摺動電極4,4′を今度は反時計回り
に回転すると、該摺動電極4,4′は第2図b並
びに第4図に示す導体パターン3,3′上を図中
右方から左方に移動するので、スイツチ回路S,
S′がOFF状態からON状態に遷移する時点は第4
図aに示すように同時となり、よつて遷移信号発
生回路Bは第4図eに示すように遷移信号S1,
S1′を同時に発生する。従つて制御信号発生回路
Cは第4図fに示すように、該遷移信号S1,
S1′が一致した時のみ出力を生じる出力部O′に制
御信号S2′が生じ、出力部Oには制御信号が生じ
ない。しかしてかかる方向への回転軸lの回転を
続けることによつて、適宜の回転角毎に前記出力
部O′のみに前記制御信号S2′が間欠的に生じ、か
かる制御信号S2′によつて例えばプログラマブル
カウンタDがカウントダウンして、Nが順次N−
1,N−2,……と減少する方向に選局を行なう
ことができる。 Next, when the sliding electrodes 4, 4' are rotated counterclockwise, the sliding electrodes 4, 4' move over the conductor patterns 3, 3' shown in FIGS. 2b and 4 to the right in the figure. Since it moves from the side to the left, the switch circuit S,
The point at which S′ transitions from the OFF state to the ON state is the fourth
As shown in FIG. 4e, the transition signal generation circuit B generates the transition signals S 1 ,
S 1 ′ occurs simultaneously. Therefore, as shown in FIG. 4f, the control signal generating circuit C generates the transition signals S 1 ,
A control signal S 2 ' is produced at the output O' which produces an output only when S 1 ' coincides, and no control signal is produced at the output O. By continuing to rotate the rotating shaft l in this direction, the control signal S 2 ' is intermittently generated only at the output section O' at every appropriate rotation angle, and the control signal S 2 ' Therefore, for example, the programmable counter D counts down and N sequentially becomes N-.
Tuning can be performed in the decreasing direction of 1, N-2, . . . .
本発明は以上の通り、回転スイツチに設けた2
回路のスイツチ回路の夫々のON状態に対応する
回転角度を異ならしめると共に、その一方側の境
界は夫々一致あるいは近接させて構成することに
より、夫々の該スイツチ回路がOFF状態からON
状態へ、あるいはON状態からOFF状態に遷移す
る時を、回転方向の一方では一致させると共に他
方では不一致とし、かかる遷移信号の時間的不一
致及び一致の夫々に対応して信号を発生させるよ
うにしたので、回転スイツチの右回転及び左回転
の夫々に一対一に対応した選局用の制御信号を極
めて簡単に別々に出力することができ、しかもか
かる制御信号は単なるスイツチのON―OFFで形
成するものと違つて、その波形幅を一定に保つこ
とができるので、動作が非常に安定しているとい
う特徴がある。本発明は回転スイツチを同方向に
回転し続ければ、同一の制御信号を適宜の回転角
毎に間欠的に発生させることができるので、従来
の回転式選局装置と同様な操作感で選局を行なう
ことができ、プツシユボタンを継続的に何回も押
し続けて選局するものや、つまみを適宜の回転角
度内での往復動を繰り返すことによつて同一制御
信号を発生させて選局するものと比較して、人間
工学的にも操作感が非常に良好であるという特徴
がある。 As described above, the present invention provides two
By making the rotation angles corresponding to the ON states of the switch circuits of the circuit different, and configuring the boundaries on one side to be the same or close to each other, each switch circuit can be changed from the OFF state to the ON state.
The times of transition to the state or from the ON state to the OFF state are matched in one direction of rotation and mismatched in the other direction, and signals are generated in response to each of the temporal mismatch and coincidence of such transition signals. Therefore, control signals for tuning that correspond one-to-one to each of the clockwise and counterclockwise rotations of the rotary switch can be outputted separately very easily, and such control signals are formed by simply turning the switch ON and OFF. Unlike conventional devices, the waveform width can be kept constant, so the operation is extremely stable. According to the present invention, if the rotary switch continues to be rotated in the same direction, the same control signal can be generated intermittently at each appropriate rotation angle, so tuning can be done with the same operational feeling as a conventional rotary tuning device. You can select a channel by continuously pressing the push button many times, or by repeatedly moving the knob back and forth within an appropriate rotation angle to generate the same control signal. It has a very good ergonomic feel when compared to other devices.
第1図は本発明装置の系統的説明図、第2図
a,b,c,dは夫々本発明に於ける回転スイツ
チの具体例の要部を示す正面図、展開説明図、斜
視説明図、展開説明図、第3図は遷移信号発生回
路並びに制御信号発生回路の具体例を示す説明
図、第4図は本発明の動作を説明するタイムチヤ
ートである。
符号A……回転スイツチ、B……遷移信号発生
回路、C……制御信号発生回路、D……プログラ
マブルカウンタ、1……つまみ、2……絶縁体基
板、3,3′……導体パターン、4,4′……摺動
電極、S,S′……スイツチ回路、e,e′……境
界、l……回転軸、S1,S1′……遷移信号、S2,
S2′……制御信号、O,O′……出力部。
FIG. 1 is a systematic explanatory diagram of the device of the present invention, and FIGS. 2 a, b, c, and d are a front view, a developed explanatory diagram, and a perspective explanatory diagram showing the main parts of a specific example of the rotary switch in the present invention, respectively. FIG. 3 is an explanatory diagram showing specific examples of a transition signal generation circuit and a control signal generation circuit, and FIG. 4 is a time chart illustrating the operation of the present invention. Symbol A...Rotary switch, B...Transition signal generation circuit, C...Control signal generation circuit, D...Programmable counter, 1...Knob, 2...Insulator substrate, 3, 3'...Conductor pattern, 4, 4'...Sliding electrode, S, S'...Switch circuit, e, e'...Boundary, l...Rotating axis, S1 , S1 '...Transition signal, S2 ,
S 2 ′...control signal, O, O'...output section.
Claims (1)
―OFFを繰り返すスイツチ回路を少なくとも2
回路設け、該スイツチ回路は夫々ON状態の範囲
に対応する前記回転軸の回転角度を異ならしめる
と共に、その一方側の境界は夫々一致あるいは近
接させて構成した回転スイツチと、夫々の前記ス
イツチ回路がOFF状態からON状態へ、あるいは
ON状態からOFF状態へ遷移した際にのみ遷移信
号を発生させる遷移信号発生回路と、夫々の前記
スイツチ回路に対応した前記遷移信号の時間的不
一致及び一致の夫々に対応した制御信号を発生さ
せる制御信号発生回路とから構成したことを特徴
とする選局装置用回転式制御信号発生装置。1 Turn on alternately by rotating the rotating shaft
- At least 2 switch circuits that repeatedly turn OFF
A circuit is provided, and each of the switch circuits has a rotary switch configured to vary the rotation angle of the rotary shaft corresponding to an ON state range, and whose boundaries on one side are aligned or close to each other; from OFF state to ON state, or
A transition signal generation circuit that generates a transition signal only when transitioning from an ON state to an OFF state, and a control that generates a control signal corresponding to a time mismatch or coincidence of the transition signals corresponding to each of the switch circuits. 1. A rotary control signal generating device for a channel selection device, comprising a signal generating circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9822180A JPS5724130A (en) | 1980-07-18 | 1980-07-18 | Rotary type control signal generator for channel selection |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9822180A JPS5724130A (en) | 1980-07-18 | 1980-07-18 | Rotary type control signal generator for channel selection |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5724130A JPS5724130A (en) | 1982-02-08 |
| JPS6234176B2 true JPS6234176B2 (en) | 1987-07-24 |
Family
ID=14213902
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9822180A Granted JPS5724130A (en) | 1980-07-18 | 1980-07-18 | Rotary type control signal generator for channel selection |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5724130A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63156493U (en) * | 1987-03-31 | 1988-10-13 | ||
| JPS63156492U (en) * | 1987-03-31 | 1988-10-13 |
-
1980
- 1980-07-18 JP JP9822180A patent/JPS5724130A/en active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63156493U (en) * | 1987-03-31 | 1988-10-13 | ||
| JPS63156492U (en) * | 1987-03-31 | 1988-10-13 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5724130A (en) | 1982-02-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8306175B2 (en) | Clock and data recovery circuit | |
| US6163182A (en) | Low-noise frequency divider | |
| EP0692879A1 (en) | Ring oscillator with frequency control loop | |
| US6856180B1 (en) | Programmable loop bandwidth in phase locked loop (PLL) circuit | |
| JPS6234176B2 (en) | ||
| JPH03206722A (en) | Voltage control oscillator | |
| US4015192A (en) | Voltage generating system | |
| CN111510114A (en) | Clock generator circuit | |
| US4187670A (en) | Time signal generator circuit for use in an electronic timepiece | |
| WO1986001356A1 (en) | Frequency comparator circuits | |
| JP2002280897A (en) | Fully digital pll circuit | |
| JPS625681Y2 (en) | ||
| JP4244397B2 (en) | PLL circuit | |
| JPS6123883Y2 (en) | ||
| US3716725A (en) | Ring counter | |
| JPS581853B2 (en) | Channel selection device | |
| JPH05114819A (en) | Variable frequency device | |
| JP2503275Y2 (en) | Frequency adjustment mechanism of wireless communication device | |
| JPH08237028A (en) | Oscillation circuit | |
| KR970006625B1 (en) | Step wave generating circuit | |
| JPS5835410B2 (en) | Tuning pulse generator | |
| Hilliker et al. | A Medium-Cost PLL Varactor Tuning System Utilizing Off-The-Shelf Logic | |
| JP3039035B2 (en) | Motor speed control circuit | |
| KR960012799B1 (en) | Phase Locked Loop (PLL) Frequency Synthesizer with Fixed Time Acceleration Circuit | |
| JPH0227627Y2 (en) |