JPS629223B2 - - Google Patents
Info
- Publication number
- JPS629223B2 JPS629223B2 JP56006863A JP686381A JPS629223B2 JP S629223 B2 JPS629223 B2 JP S629223B2 JP 56006863 A JP56006863 A JP 56006863A JP 686381 A JP686381 A JP 686381A JP S629223 B2 JPS629223 B2 JP S629223B2
- Authority
- JP
- Japan
- Prior art keywords
- external connection
- connection pads
- leads
- wiring board
- row
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/479—Leadframes on or in insulating or insulated package substrates, interposers, or redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/701—Tape-automated bond [TAB] connectors
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Description
【発明の詳細な説明】
本発明はリード構造、特に高密度集積回路パツ
ケージにおけるリード構造に関する。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to lead structures, particularly lead structures in high density integrated circuit packages.
従来のリード構造は配線基板の周辺に配列され
た複数の外部接続パツドと、配線基板に搭載した
集積回路上の複数の内部接続パツド間を複数のリ
ードによつて接続する構造において、リードの外
部接続パツド側の端末は平板構造になつており、
複数の外部接続パツドの間隔は配線基板の配線パ
ターンの制約上内部接続パツドの間隔より広い間
隔となつている。しかし集積回路の集積度が高く
なるに従い、増加する集積回路の内部接続パツド
に対応して増加する外部接続パツドおよびリード
を配線基板上のかぎられた面積に配列する場合、
リード構造の面積の増大が問題となる。また集積
度が高くなるにしたがいすでに製作された配線基
板を修正することなしに追加配線をする要求に応
ずる場合、従来のリード構造では追加配線が難し
い欠点がある。 The conventional lead structure uses multiple leads to connect multiple external connection pads arranged around the wiring board and multiple internal connection pads on the integrated circuit mounted on the wiring board. The terminal on the connection pad side has a flat plate structure,
The intervals between the plurality of external connection pads are wider than the intervals between the internal connection pads due to restrictions on the wiring pattern of the wiring board. However, as the degree of integration of integrated circuits increases, it becomes difficult to arrange external connection pads and leads in a limited area on a wiring board to accommodate the increase in internal connection pads of integrated circuits.
An increase in the area of the lead structure poses a problem. Furthermore, as the degree of integration increases, when meeting the demand for additional wiring without modifying an already manufactured wiring board, the conventional lead structure has the drawback that it is difficult to perform additional wiring.
以下に従来例について図面を用いて説明する。
第1図は従来のリード構造の一例を示す平面図で
外部接続パツドを一列としリードを平面配列とし
たリード構造である。配線基板11上に複数一列
に配列された外部接続パツド4は配線基板の配線
パターンの制約上集積回路上の内部接続パツド2
の間隔程せまく出来ない。図に示すように配線基
板11の周辺に一列の配列された外部接続パツド
4と内部接続パツド2をリード6により平面接続
するリード構造は複数の外部接続パツド4を一列
のみしか配置出来ず、前記外部接続パツド4の列
の内側を別の複数外部接続パツドの配列用スペー
スに利用出来ず、実装効率が悪い欠点がある。 A conventional example will be described below with reference to the drawings.
FIG. 1 is a plan view showing an example of a conventional lead structure, in which external connection pads are arranged in a row and leads are arranged in a plane. A plurality of external connection pads 4 arranged in a row on the wiring board 11 are connected to internal connection pads 2 on the integrated circuit due to the wiring pattern of the wiring board.
I can't make the distance as narrow as that. As shown in the figure, the lead structure in which the external connection pads 4 arranged in a row around the wiring board 11 and the internal connection pads 2 are connected in a plane by the leads 6 can only arrange a plurality of external connection pads 4 in one row. The inside of the row of external connection pads 4 cannot be used as a space for arranging another plurality of external connection pads, resulting in poor mounting efficiency.
第2図a,bはそれぞれ従来のリード構造の他
の例を示す側面図および断面図で第1図のリード
に相当する接続ピンを多層にした集積回路パツケ
ージの例を示している。図に示すように絶縁体1
4の外側に第1の接続ピン12を設け、前記絶縁
体の内側に第2の接続ピン13を設けることによ
り第1図に示す従来例に比較しリードの平面配列
を多層配列にすることが出来るので、接続リード
の実装効率の悪い点を是正している。しかし第1
の接続ピンおよび第2の接続ピンの端末は平板構
造で、それぞれ一面の接続面よりないため配線を
追加することが難しい欠点がある。(また第2図
のような集積回路パツケージを配線基板に実装す
るさいにあきらかに配線基板上の高さ方向に制約
がある多層配線基板に適用できる構造でない。)
第1図、第2図a,bの例からあきらかなよう
に、従来のリード構造は集積回路の高密度化にと
もない外部接続パツドとリードの実装効率の悪い
欠点および改造等のための追加配線ができない欠
点がある。 FIGS. 2a and 2b are a side view and a cross-sectional view showing other examples of conventional lead structures, respectively, showing an example of an integrated circuit package in which connection pins corresponding to the leads shown in FIG. 1 are arranged in multiple layers. Insulator 1 as shown in the figure
By providing the first connecting pin 12 on the outside of the insulator and the second connecting pin 13 on the inside of the insulator, the planar arrangement of the leads can be made into a multilayer arrangement compared to the conventional example shown in FIG. Since it is possible to do so, it corrects the inefficient mounting of connection leads. But the first
The terminals of the connecting pin and the second connecting pin have a flat plate structure, and each has a drawback that it is difficult to add wiring because there is only one connecting surface. (Also, it is not a structure that can be applied to a multilayer wiring board where there are obvious restrictions on the height of the wiring board when mounting an integrated circuit package on the wiring board as shown in Figure 2.)
As is clear from the examples in Figures 1 and 2 a and b, the conventional lead structure has the disadvantage of poor mounting efficiency of external connection pads and leads as the density of integrated circuits increases, and additional wiring for modification etc. There is a drawback that it cannot be done.
本発明の目的は集積回路の高密度化に呼応し、
外部接続パツドとリードの実装効率を向上し、か
つ改造等のための追加配線が可能なリード構造を
提供することにある。 The purpose of the present invention is to respond to the increasing density of integrated circuits,
The purpose of the present invention is to provide a lead structure that improves the mounting efficiency of external connection pads and leads and allows additional wiring for modification.
本発明のリード構造は、配線基板上に一列に形
成した複数の第1の外部接続パツドと、前記配線
基板上に前記複数の第1の外部接続パツドの列と
平行に一列に形成した複数の第2の外部接続パツ
ドと、前記配線基板に搭載された集積回路の周辺
に形成した複数の第1の内部接続パツドと、隣接
する前記第1の内部接続パツドの間に各一個ずつ
形成した複数の第2の内部接続パツドと、一端に
設けた柱状導体を介して対応する第1の外部接続
パツドに接続され他端が前記第一の内部接続パツ
ドに接続される複数の第1のリードと、一端に前
記柱状導体が貫通可能な形状を設けたリング状導
体を介して対応する前記第2の外部接続パツドに
接続され他端が対応する前記第2の内部接続パツ
ドに接続される複数の第2のリードと、前記配線
基板上に搭載され表面に形成される前記複数の第
一のリードと裏面に形成される複数の第二のリー
ドとを絶縁するための絶縁層とを含んで構成され
る。 The lead structure of the present invention includes a plurality of first external connection pads formed in a row on a wiring board, and a plurality of first external connection pads formed in a row parallel to the row of the plurality of first external connection pads on the wiring board. A second external connection pad, a plurality of first internal connection pads formed around the integrated circuit mounted on the wiring board, and a plurality of first internal connection pads formed one each between adjacent first internal connection pads. a second internal connection pad, and a plurality of first leads connected to the corresponding first external connection pad through a columnar conductor provided at one end and connected to the first internal connection pad at the other end. , a plurality of ring-shaped conductors each having one end connected to the corresponding second external connection pad through a ring-shaped conductor having a shape through which the columnar conductor can penetrate, and the other end connected to the corresponding second internal connection pad. a second lead; and an insulating layer for insulating the plurality of first leads mounted on the wiring board and formed on the front surface and the plurality of second leads formed on the back surface. be done.
次に本発明の実施例について図面を参照して詳
細に説明する。第3図a,b,cはそれぞれ本発
明の一実施例を示す上面図、断面図、部分斜視図
で外部接続パツドを多列としリードを多層配列と
した一実施例である。第3図aの上面図は、集積
回路1の周辺に複数の第1の内部接続パツド2が
配列され、第2の内部接続パツド3が隣接して前
記内部接続パツド2と配列している。複数の外部
接続パツドは配線基板11の周辺に近い方に一列
に形成した複数の外部接続パツド4と、前記外部
接続パツド4の列と平行にかつ集積回路1に近い
方に第2の外部接続パツド5を一列に形成する。
前記複数の内部接続パツド2と対応する複数の外
部接続パツド5の間を接続する複数のリード6と
前記複数の内部接続パツド3と対応する複数の外
部接続パツド4の間を接続する複数のリード7は
配線基板上で絶縁層8を介して上下に配置されて
いる。第3図bは第3図aに示すA―A′断面図
でリード6、リード7、絶縁層8の関係位置を明
示するためのものである。 Next, embodiments of the present invention will be described in detail with reference to the drawings. FIGS. 3a, 3b, and 3c are top views, sectional views, and partial perspective views showing an embodiment of the present invention, respectively, showing an embodiment in which external connection pads are arranged in multiple rows and leads are arranged in multiple layers. The top view of FIG. 3a shows that a plurality of first interconnect pads 2 are arranged around the periphery of the integrated circuit 1, and second interconnect pads 3 are arranged adjacently to said interconnect pads 2. The plurality of external connection pads include a plurality of external connection pads 4 formed in a row near the periphery of the wiring board 11, and a second external connection pad parallel to the row of external connection pads 4 and near the integrated circuit 1. Pads 5 are formed in a row.
A plurality of leads 6 connect between the plurality of internal connection pads 2 and the corresponding plurality of external connection pads 5; and a plurality of leads connect between the plurality of internal connection pads 3 and the plurality of corresponding external connection pads 4. 7 are arranged one above the other on the wiring board with an insulating layer 8 in between. FIG. 3b is a sectional view taken along the line AA' shown in FIG. 3a, and is intended to clearly show the relative positions of the leads 6, 7, and the insulating layer 8.
第3図cはリード2、リード3の外部接続パツ
ド側の端末構造をあらわす斜視図であり、絶縁層
は省略されている。リード2の端末は柱状導体9
が追加され、柱状導体の一端を外部接続パツド5
へ接続するとともに柱状導体9の他端を利用する
ことにより追加配線を可能にしている。リード3
の端末はリング状導体10が追加され、前記柱状
導体9の他端の接続が可能な中空構造としてい
る。またリング状導体も外部接続パツド4への接
続とともに他端を利用することにより追加配線を
可能にしている。 FIG. 3c is a perspective view showing the terminal structure of the leads 2 and 3 on the external connection pad side, and the insulating layer is omitted. The terminal of lead 2 is a columnar conductor 9
is added, and one end of the columnar conductor is connected to external connection pad 5.
By connecting to the columnar conductor 9 and using the other end of the columnar conductor 9, additional wiring is possible. lead 3
A ring-shaped conductor 10 is added to the terminal of the column-shaped conductor 9 to form a hollow structure to which the other end of the column-shaped conductor 9 can be connected. Furthermore, by connecting the ring-shaped conductor to the external connection pad 4 and using the other end, additional wiring is possible.
第3図aに示す実施例と第1図に示す従来例と
を比較するとあきらかなように、本発明のリード
構造は、外部接続パツドの数が同一であるにもか
かわらずリード構造のしめるスペースは縮少され
特に複数の外部接続パツドを多列に配列するため
実装効率が向上している。第3図b,cに示す実
施例と第2図a,bに示す従来例とを比較すると
あきらかなように、本発明のリード構造は、外部
接続端末を同軸型リード構造とすることにより、
従来の平板構造に比較して接続端面数が増加し追
加配線を可能にしている。 As is clear from a comparison between the embodiment shown in FIG. 3a and the conventional example shown in FIG. In particular, the mounting efficiency is improved by arranging multiple external connection pads in multiple rows. As is clear from a comparison between the embodiment shown in FIGS. 3b and 3c and the conventional example shown in FIGS. 2a and 2b, the lead structure of the present invention has a coaxial lead structure for the external connection terminal,
Compared to the conventional flat plate structure, the number of connection end faces has increased, making additional wiring possible.
本発明のリード構造は、複数の第1のリードと
複数の第2のリードを絶縁層をはさんで多層にし
複数外部接続パツドを多列にすることにより実装
効率を向上できるという効果がある。さらに本発
明のリード構造は、第1のリードと第2のリード
の端末を同軸型構造とすることによりリードの接
続面数を増加し追加配線を可能にできるという効
果がある。 The lead structure of the present invention has the effect of improving mounting efficiency by forming a plurality of first leads and a plurality of second leads in multiple layers with insulating layers in between, and by arranging a plurality of external connection pads in multiple rows. Furthermore, the lead structure of the present invention has the advantage that by forming the terminals of the first lead and the second lead into a coaxial type structure, the number of connection surfaces of the leads can be increased and additional wiring can be made possible.
第1図は従来の一例を示す上面図、第2図a,
bはそれぞれ従来の他の例を示す側面図、および
A―A′断面図、第3図a,b,cはそれぞれ本
発明の一実施例を示す上面図、A―A′断面図お
よび部分斜視図である。
1……集積回路、2,3……内部接続パツド、
4,5……外部接続パツド、6,7……リード、
8……絶縁層、9……柱状導体、10……リング
状導体、11……配線基板、12,13……外部
接続ピン、14……絶縁体。
Figure 1 is a top view showing a conventional example, Figure 2 a,
3b is a side view and A-A' cross-sectional view showing another example of the conventional technology, and FIGS. FIG. 1...Integrated circuit, 2, 3...Internal connection pad,
4, 5...External connection pad, 6,7...Lead,
8... Insulating layer, 9... Columnar conductor, 10... Ring-shaped conductor, 11... Wiring board, 12, 13... External connection pin, 14... Insulator.
Claims (1)
部接続パツドと、前記配線基板上に前記複数の第
1の外部接続パツドの列と平行に一列に形成した
複数の第2の外部接続パツドと、前記配線基板に
搭載された集積回路の周辺に形成した複数の第1
の内部接続パツドと、隣接する前記第1の内部接
続パツドの間に各一個ずつ形成した複数の第2の
内部接続パツドと、一端に設けた柱状導体を介し
て対応する第1の外部接続パツドに接続され他端
が前記第一の内部接続パツドに接続される複数の
第1のリードと、一端に前記柱状導体が貫通可能
な形状を設けたリング状導体を介して対応する前
記第2の外部接続パツドに接続され他端が対応す
る前記第2の内部接続パツドに接続される複数の
第2のリードと、前記配線基板上に搭載され表面
に形成される前記複数の第一のリードと裏面に形
成される複数の第二のリードとを絶縁するための
絶縁層とを含むことを特徴とするリード構造。1 A plurality of first external connection pads formed in a row on a wiring board, and a plurality of second external connection pads formed in a row parallel to the row of the plurality of first external connection pads on the wiring board. and a plurality of first circuits formed around the integrated circuit mounted on the wiring board.
a plurality of second internal connection pads formed between each adjacent first internal connection pad, and a corresponding first external connection pad via a columnar conductor provided at one end. a plurality of first leads, the other end of which is connected to the first internal connection pad; a plurality of second leads connected to the external connection pads and whose other ends are connected to the corresponding second internal connection pads; and a plurality of first leads mounted on the wiring board and formed on the surface thereof. A lead structure comprising: an insulating layer for insulating from a plurality of second leads formed on a back surface.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56006863A JPS57120360A (en) | 1981-01-19 | 1981-01-19 | Lead structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56006863A JPS57120360A (en) | 1981-01-19 | 1981-01-19 | Lead structure |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57120360A JPS57120360A (en) | 1982-07-27 |
| JPS629223B2 true JPS629223B2 (en) | 1987-02-27 |
Family
ID=11650074
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56006863A Granted JPS57120360A (en) | 1981-01-19 | 1981-01-19 | Lead structure |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57120360A (en) |
-
1981
- 1981-01-19 JP JP56006863A patent/JPS57120360A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57120360A (en) | 1982-07-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8367942B2 (en) | Low profile electrical interposer of woven structure and method of making same | |
| US20030114024A1 (en) | Printed wiring board having plurality of conductive patterns passing through adjacent pads, circuit component mounted on printed wiring board and circuit module containing wiring board with circuit component mounted thereon | |
| CN207705421U (en) | A kind of chip pocket and network system | |
| US7095107B2 (en) | Ball assignment schemes for integrated circuit packages | |
| US11050173B2 (en) | Arrangement for lowering resistance on power delievery region of electrical connector | |
| US5691569A (en) | Integrated circuit package that has a plurality of staggered pins | |
| KR950008233B1 (en) | Semiconductor package | |
| JPS629223B2 (en) | ||
| JPS5836512B2 (en) | Multi-chip wiring with terminal surface arrangement for connecting semiconductor memory chips | |
| JPS6013186Y2 (en) | electrical connectors | |
| KR100331073B1 (en) | Semiconductor Package Structure | |
| JPH01205456A (en) | Multi-pin case for lsi | |
| JPH0851171A (en) | Semiconductor ceramic package | |
| JP2002076244A (en) | Multi-chip semiconductor device | |
| JPH02866Y2 (en) | ||
| JP2725657B2 (en) | Semiconductor device and manufacturing method thereof | |
| JPS6016453A (en) | Package for integrated circuit device | |
| JP2025163729A (en) | Antenna Module | |
| JP2766361B2 (en) | Semiconductor device | |
| KR20240057241A (en) | Method for fabricating semiconductor package | |
| KR200181364Y1 (en) | Pga package | |
| JPH06302715A (en) | Package for semiconductor device | |
| JPS62188333A (en) | Integrated circuit device | |
| JPH02296306A (en) | Inductor | |
| JPH02101487U (en) |