JPS6317379B2 - - Google Patents
Info
- Publication number
- JPS6317379B2 JPS6317379B2 JP56207859A JP20785981A JPS6317379B2 JP S6317379 B2 JPS6317379 B2 JP S6317379B2 JP 56207859 A JP56207859 A JP 56207859A JP 20785981 A JP20785981 A JP 20785981A JP S6317379 B2 JPS6317379 B2 JP S6317379B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- timing signal
- component
- timing
- extraction method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Description
【発明の詳細な説明】
〈分野〉
本発明は、回線に接続される変復調装置所謂モ
デムのタイミング信号抽出方式に関し、特に受信
信号からタイミング信号を作成するタイミング信
号抽出方式に関する。DETAILED DESCRIPTION OF THE INVENTION Field: The present invention relates to a timing signal extraction method for a modem, a modem, connected to a line, and more particularly to a timing signal extraction method for creating a timing signal from a received signal.
〈技術の背景〉
一般に、回線から受信された受信信号を復調
し、得られたベースバンド信号を基に受信データ
を再生し、受信端末に受信データとして供給する
事がモデムにおいて行われている。<Technical Background> Generally, a modem demodulates a received signal received from a line, reproduces received data based on the obtained baseband signal, and supplies it to a receiving terminal as received data.
また、こうした装置では、送信端末と同期をと
るために、受信ベースバンド信号からタイミング
信号成分を抽出してタイミング信号を作成し、こ
れを受信端末に供給することが行われている。 Furthermore, in order to synchronize with the transmitting terminal, such devices extract a timing signal component from the received baseband signal to create a timing signal, and supply this to the receiving terminal.
〈従来技術〉
第1図は従来のタイミング抽出方式のブロツク
図である。<Prior Art> FIG. 1 is a block diagram of a conventional timing extraction method.
図中、1は復調部であり、受信信号から、キヤ
リア信号を取除き、その実数成分のベースバンド
信号に、虚数成分のベースバンド信号iを復調す
るもの、2r,iは各成分に対応のフイルタであ
つて、抽出されるべきタイミング信号の周波数を
0とすると、0/2の周波数を波するもの、3
r,iでは演算部であり、各抽出された成分の絶
対値の自乗の値を演算するもの、4は加算器、5
はフイルタでありタイミング信号を抽出するもの
である。 In the figure, 1 is a demodulation unit that removes the carrier signal from the received signal and demodulates the baseband signal i of the imaginary component into the baseband signal of the real component, and 2r and i are the units corresponding to each component. It is a filter that controls the frequency of the timing signal to be extracted.
If it is set to 0, then something that waves at a frequency of 0/2, 3
4 is an adder; 5 is an arithmetic unit that calculates the square of the absolute value of each extracted component;
is a filter that extracts the timing signal.
動作を説明する。 Explain the operation.
受信信号は復調部1で復調され、復調されたベ
ースバンド信号からフイルタ2r,2iでタイミ
ング信号に関連するタイミング信号成分0/2の
信号が抽出される。 The received signal is demodulated by a demodulator 1, and a timing signal component 0/2 signal related to the timing signal is extracted from the demodulated baseband signal by filters 2r and 2i.
抽出された周波数0/2の信号は、演算部3
r,3i及び加算部4で加算され、復調部1で使
用した復調用のキヤリア信号と、実際の受信信号
のキヤリア信号との誤差分が除却され、タイミン
グ信号の周波数成分を含む次式で示す信号が出力
される。 The extracted frequency 0/2 signal is sent to the calculation unit 3.
r, 3i and the adder 4, and the error between the carrier signal for demodulation used in the demodulator 1 and the carrier signal of the actual received signal is removed, and is expressed by the following equation including the frequency component of the timing signal. A signal is output.
y=((t))2=A2cos20/2t …(1)
同式中、tは時間、Aは振巾、(t)はフイ
ルタ2r,2iにて抽出されたタイミング信号で
ある。同式に示す信号yはタイミング周波数に対
し、次式に関係を示している。 y=((t)) 2 =A 2 cos 2 0/2t...(1) In the same equation, t is time, A is amplitude, and (t) is the timing signal extracted by filters 2r and 2i. . The signal y shown in the equation has a relationship with the timing frequency as shown in the following equation.
y=A2/2(1+cos0t) …(2)
従つて、周波数0に波帯域を持つフイルタ5
により、この信号yを波することにより、タイ
ミング信号(cos0t)が抽出できる事となる。 y=A 2 /2(1+cos0t)...(2) Therefore, the filter 5 with a wave band at frequency 0
Therefore, the timing signal (cos0t) can be extracted by waveforming this signal y.
しかしながら、こうした従来のタイミング信号
抽出方式であると、上記第(2)式で示す様にA2/2と
いう直流成分を含むことになる。即ちキヤリア信
号を受信した時点においては、この直流成分がス
テツプ関数となるため、所謂ステツプ応答信号が
出て、タイミング信号を抽出する迄の時間(引込
み時間)がかかるという欠点を有している。 However, such a conventional timing signal extraction method includes a DC component of A 2 /2 as shown in equation (2) above. That is, at the time when a carrier signal is received, this DC component becomes a step function, so it has the disadvantage that it takes time (draw-in time) until a so-called step response signal is output and a timing signal is extracted.
〈発明の目的〉
本発明の目的は、上記欠点を解消し、このステ
ツプ応答を取除き、高速にタイミング信号の引込
みが可能な、タイミング抽出方式を提供するにあ
る。<Objective of the Invention> An object of the present invention is to provide a timing extraction method which eliminates the above-mentioned drawbacks, eliminates this step response, and allows a timing signal to be retrieved at high speed.
〈発明の要点〉
上記目的を達成するために本発明では、ステツ
プ応答は、上述の如く演算された結果の信号から
タイミング信号を抽出したものであるために生ず
る事を考慮に入れ、上記直流信号成分を演算し、
タイミング信号を取出す最終段のフイルタに供給
する前に、この直流信号成分を取除くようにした
ものであり、以下実施例につき詳細に説明する。<Summary of the Invention> In order to achieve the above object, the present invention takes into consideration that the step response occurs because the timing signal is extracted from the signal calculated as a result of the above calculation, and calculate the components,
This DC signal component is removed before being supplied to the final stage filter from which the timing signal is taken out, and an embodiment will be described in detail below.
〈実施例〉
第2図は本発明の一実施例のブロツク図であ
る。図中、第1図に用いたものと同じものは同一
番号を付して示す。また、6は直流分演算回路、
7はローパスフイルタ、8は直流分減算部であ
る。<Embodiment> FIG. 2 is a block diagram of an embodiment of the present invention. In the figure, the same parts as those used in FIG. 1 are designated by the same numbers. In addition, 6 is a DC component calculation circuit;
7 is a low-pass filter, and 8 is a DC component subtraction section.
動作原理を説明する。 The operating principle will be explained.
上記第1図によつて説明したものと同様に、加
算部4からは上記第(2)式の信号yが出力される。
ここで、所定の時刻t1に対しπ/2づつ順次加算さ
れる時刻t2(t2=t1+π/2),t3(t3=t1+π),t4
(t4
=t1+3/2π)における信号yの値y2,y3,y4を
求めると次式となる。 Similar to what was explained with reference to FIG. 1 above, the adder 4 outputs the signal y of equation (2) above.
Here, times t 2 (t 2 = t 1 + π/2), t 3 (t 3 = t 1 + π), t 4 are sequentially added by π/2 to a predetermined time t 1.
The values y 2 , y 3 , and y 4 of the signal y at (t 4 =t 1 +3/2π) are calculated as follows.
t=t1 y1=A2/2(1+cos0t1) …(3)
t=t2 y2=A2/2(1−sin0t1) …(4)
t=t3 y3=A2/2(1−cos0t1) …(5)
t=t4 y4=A2/2(1+sin0t1) …(6)
従つてπづつ離れた信号y1とy3、y2とy4を加算
し、値1/2を乗算することにより、直流信号成分
「A2/2」が作成できる。t=t 1 y 1 =A 2 /2 (1+cos0t 1 ) ...(3) t=t 2 y 2 =A 2 /2 (1-sin0t 1 ) ...(4) t=t 3 y 3 =A 2 / 2(1−cos0t 1 ) …(5) t=t 4 y 4 =A 2 /2(1+sin0t 1 ) …(6) Therefore, add the signals y 1 and y 3 , y 2 and y 4 that are separated by π By multiplying the value by 1/2, the DC signal component "A2/2" can be created.
即ち、第2図において、先ず信号yを遅延部6
1,62で遅延して、時間π分進む信号を作成す
る。次に、レジスタ63′の格納する値“1/2”を
乗算部63にて乗算し、加算部65の一方の入力
とする。他方、この入力信号にπ分遅れた信号に
対し、レジスタ64′に格納される値“1/2”を乗
算部64にて乗算する。得られた信号と前記遅延
部61,62で遅延し、演算して得た信号とを加
算することにより直流成分が作成される。作成さ
れた直流成分の信号は、ローパスフイルタ7を介
して、直流成分減算部8に供給される。直流成分
減算部8は、信号yから、上述の如くして得られ
た直流成分を減算し、フイルタ5に直流成分を含
まない、タイミング信号を供給する。 That is, in FIG. 2, first the signal y is sent to the delay section 6.
A signal delayed by 1,62 and advanced by a time π is created. Next, the value "1/2" stored in the register 63' is multiplied by the multiplier 63, and the result is set as one input of the adder 65. On the other hand, the multiplier 64 multiplies the signal delayed by π with the value "1/2" stored in the register 64'. A DC component is created by adding the obtained signal and the signal delayed by the delay sections 61 and 62 and obtained by calculation. The created DC component signal is supplied to a DC component subtraction unit 8 via a low-pass filter 7. The DC component subtraction unit 8 subtracts the DC component obtained as described above from the signal y, and supplies the filter 5 with a timing signal that does not include the DC component.
〈効果〉
以上の様に本発明によれば、タイミング信号抽
出フイルタを通す前に受信ベースバンド信号から
抽出して作成された仮のタイミング信号から直流
成分を減算しているので、ステツプ応答がなく、
引込み時間も短縮されるという効果を奏する。<Effects> As described above, according to the present invention, since the DC component is subtracted from the temporary timing signal extracted from the received baseband signal before passing it through the timing signal extraction filter, there is no step response. ,
This has the effect that the retraction time is also shortened.
第1図は従来のタイミング信号抽出方式のブロ
ツク図、第2図は本発明の一実施例のブロツク図
である。
図中、1は復調部、2r,2iはフイルタ、3
r,3iは演算部、4は加算部、5はタイミング
信号抽出フイルタ、6は直流成分作成部、7はロ
ーパスフイルタ、8は直流成分減算部である。
FIG. 1 is a block diagram of a conventional timing signal extraction method, and FIG. 2 is a block diagram of an embodiment of the present invention. In the figure, 1 is a demodulator, 2r and 2i are filters, and 3
3i is an arithmetic unit, 4 is an addition unit, 5 is a timing signal extraction filter, 6 is a DC component creation unit, 7 is a low-pass filter, and 8 is a DC component subtraction unit.
Claims (1)
信号成分を抽出する波器、該波器から抽出さ
れたタイミング信号成分を合成する合成部及び合
成された信号からタイミング信号の周波数を波
する波器を有し、タイミング信号を作成するタ
イミング信号抽出方式において、該合成して作成
されたタイミング信号から直流成分を演算し、該
合成して作成されたタイミング信号から該直流成
分を減算してタイミング信号を得ることを特徴と
するタイミング信号抽出方式。1 A wave generator that extracts a timing signal component included in a received baseband signal, a synthesizer that synthesizes the timing signal components extracted from the wave generator, and a wave generator that generates the frequency of the timing signal from the synthesized signal. In a timing signal extraction method for creating a timing signal, a DC component is calculated from the timing signal created by the synthesis, and the DC component is subtracted from the timing signal created by the synthesis to obtain the timing signal. A timing signal extraction method featuring:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56207859A JPS58107742A (en) | 1981-12-22 | 1981-12-22 | Timing signal extracting system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56207859A JPS58107742A (en) | 1981-12-22 | 1981-12-22 | Timing signal extracting system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58107742A JPS58107742A (en) | 1983-06-27 |
| JPS6317379B2 true JPS6317379B2 (en) | 1988-04-13 |
Family
ID=16546711
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56207859A Granted JPS58107742A (en) | 1981-12-22 | 1981-12-22 | Timing signal extracting system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58107742A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01156377U (en) * | 1988-04-21 | 1989-10-27 | ||
| JPH0225786U (en) * | 1988-08-05 | 1990-02-20 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101953492B1 (en) * | 2014-09-30 | 2019-02-28 | 지디 미디어 에어콘디셔닝 이큅먼트 씨오 엘티디 | Dust collection assembly, air purification device and air conditioner |
-
1981
- 1981-12-22 JP JP56207859A patent/JPS58107742A/en active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01156377U (en) * | 1988-04-21 | 1989-10-27 | ||
| JPH0225786U (en) * | 1988-08-05 | 1990-02-20 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58107742A (en) | 1983-06-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6337725A (en) | Signal isolation circuit | |
| JPS54127623A (en) | S/n improving device for television video signal | |
| JPH0616592B2 (en) | FDM modem | |
| JPS5564477A (en) | Television receiver | |
| JPS6317379B2 (en) | ||
| JPS5531342A (en) | Receiving device | |
| JPH09275425A (en) | Phase modulated signal demodulating method and device for executing the same | |
| JPS61159876A (en) | Noise elimination circuit | |
| JPH1188206A (en) | Noise removing circuit and its method | |
| CN101228578A (en) | High-frequency signal interpolation method and high-frequency signal interpolation device | |
| JPS6046858B2 (en) | Multipath interference removal device | |
| JPH04347944A (en) | Spectrum spread demodulator | |
| JPH06217337A (en) | Method and apparatus for detecting gain of color burst signal | |
| JPH0732538B2 (en) | Three-phase circuit harmonic current detection method | |
| JP2782395B2 (en) | Spread spectrum receiver | |
| JPS6145658A (en) | Timing phase control system | |
| JP3502665B2 (en) | AM receiver | |
| JP2785009B2 (en) | Spread spectrum reception method | |
| JPH0870265A (en) | Synchronization tracking device | |
| JPS6277720A (en) | Interference wave eliminating device | |
| KR20050060463A (en) | Direct digital frequency synthesise apparatus and method for eliminating spurious signal using feed-forward scheme | |
| JPH03201562A (en) | Frequency modulation method and device | |
| JPH03163939A (en) | Phase jitter canceller | |
| JPS60139047A (en) | Msk demodulating circuit | |
| JPH07114342B2 (en) | Digital frequency shift method |