JPS646590B2 - - Google Patents
Info
- Publication number
- JPS646590B2 JPS646590B2 JP55134674A JP13467480A JPS646590B2 JP S646590 B2 JPS646590 B2 JP S646590B2 JP 55134674 A JP55134674 A JP 55134674A JP 13467480 A JP13467480 A JP 13467480A JP S646590 B2 JPS646590 B2 JP S646590B2
- Authority
- JP
- Japan
- Prior art keywords
- charge transfer
- receiving element
- light receiving
- units
- electrodes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/71—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
- H04N25/711—Time delay and integration [TDI] registers; TDI shift registers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
- H04N25/768—Addressed sensors, e.g. MOS or CMOS sensors for time delay and integration [TDI]
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Photometry And Measurement Of Optical Pulse Characteristics (AREA)
- Radiation Pyrometers (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
Description
【発明の詳細な説明】
本発明は電荷転送装置に関し、さらに具体的に
は固体撮像装置に用いるような時間遅延積分機能
を有する電荷転送装置における駆動用母線の配置
の改良に関するものである。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a charge transfer device, and more specifically to an improvement in the arrangement of driving busbars in a charge transfer device having a time delay and integration function, such as those used in solid-state imaging devices.
近年固体撮像装置を受光素子と信号処理用電荷
転送装置との組合せで構成したものが開発、実用
化されている。このような固体撮像装置は半導体
基板に受光素子アレイを構成し、また半導体基板
に信号処理用の電荷転送装置を形成し、これらを
結合して一体化したものである。そして入射光量
に応じて光電変換された受光素子からの信号を電
荷転送装置で処理して時系列の画像信号として出
力するようになつている。 In recent years, solid-state imaging devices configured by a combination of a light receiving element and a charge transfer device for signal processing have been developed and put into practical use. Such a solid-state imaging device has a light-receiving element array formed on a semiconductor substrate, a charge transfer device for signal processing formed on the semiconductor substrate, and these are combined into an integrated device. The signal from the light receiving element, which has been photoelectrically converted in accordance with the amount of incident light, is processed by a charge transfer device and output as a time-series image signal.
このような撮像装置の信号対雑音比(S/N)
を向上し、良好な画像信号を得ることを目的とし
て時間遅延積分(TDI)と呼ばれる方式が採用さ
れている。このTDI方式は周知のように行列状に
受光素子を配列したアレイの列方向に撮像対象物
の光像を移動し、時間差を有して光電変換された
列上の各撮像信号を光像の移動速度と同期した関
係で時間遅延積分するTDI用電荷転送ユニツトの
各入力部に入力して、前記撮像信号を積分するよ
うにしたもので、この方式によれば列方向の受光
素子数をnとすればS/Nは√倍に向上する。
従つて上記各列のTDI用電荷転送ユニツトからの
出力を別のCCDに入力して時系列の画像信号を
取り出すことにより良好な画像信号を得ることが
できる。 The signal-to-noise ratio (S/N) of such an imaging device
A method called time delay integration (TDI) has been adopted to improve image quality and obtain good image signals. As is well known, in this TDI method, an optical image of an object to be imaged is moved in the column direction of an array in which photodetectors are arranged in a matrix, and each imaged signal on the column is photoelectrically converted with a time difference into the optical image. The image signal is inputted to each input section of the charge transfer unit for TDI, which performs time-delay integration in synchronization with the moving speed, and is integrated. According to this method, the number of light-receiving elements in the column direction is n. If so, the S/N will be improved by a factor of √.
Therefore, a good image signal can be obtained by inputting the output from the TDI charge transfer unit of each column to another CCD and extracting a time-series image signal.
ところでこのようなTDI機能を有する電荷転送
装置における駆動用母線の配置は第1図に示すよ
うな方法が採られている。図においてAは受光素
子アレイであつて、そのアレイAには受光素子1
a〜1d,2a〜2d等が行列状に配列してあ
る。またBはTDI機能を有する電荷転送装置であ
つて、その電荷転送装置BはU1,U2等の複数
個のTDI用電荷転送ユニツトからなり、そのTDI
用電荷転送ユニツトU1およびU2は遅延時間を
異にする入力部1a″〜1d″および2a″〜2d″を有
し、それら各入力部は入力配線1a′〜1d′および
2a′〜2d′で受光素子1a〜1dおよび2a〜2
dと接続されている。またTDI用電荷転送ユニツ
トU1およびU2の各々には電荷転送電極111
〜431および112〜432が配設してあつ
て、それら各転送電極はビツト毎に順次幅を広く
した階段形状を持つて規則的に駆動用母線11〜
13および21〜23によつて共通接続されて導
出している。さてこのような駆動用母線の配置方
法では電荷転送装置Bを高密度に形成しようとす
ると、駆動用母線を配置する面積が狭くなり、ど
うしても微小寸法の母線やコンタクト孔を強いら
れることとなる。その結果母線相互間の短絡や母
線の断線等の障害を生じ易く、装置の製造歩留り
の低下を招く要因となる。なお図中実線矢印Pは
光像の移動方向を示し、Tは電荷の転送方向を示
す。 Incidentally, in a charge transfer device having such a TDI function, driving busbars are arranged as shown in FIG. In the figure, A is a light-receiving element array, and the array A has one light-receiving element.
A to 1d, 2a to 2d, etc. are arranged in a matrix. Further, B is a charge transfer device having a TDI function, and the charge transfer device B is composed of a plurality of charge transfer units for TDI such as U1 and U2.
The charge transfer units U1 and U2 have input sections 1a'' to 1d'' and 2a'' to 2d'' with different delay times, and these input sections are connected to input wirings 1a' to 1d' and 2a' to 2d'. Light receiving elements 1a to 1d and 2a to 2
connected to d. In addition, each of the TDI charge transfer units U1 and U2 has a charge transfer electrode 111.
431 and 112 to 432 are arranged, and each of these transfer electrodes has a stepped shape whose width is gradually increased for each bit, and is regularly connected to the drive bus bars 11 to 432.
13 and 21 to 23 are commonly connected and led out. In this method of arranging the driving busbars, if the charge transfer device B is to be formed at high density, the area for arranging the driving busbars becomes narrow, and the busbars and contact holes of minute dimensions are inevitably required. As a result, problems such as short circuits between bus bars and disconnection of bus bars are likely to occur, which is a factor that causes a decrease in the manufacturing yield of the device. In the figure, a solid arrow P indicates the direction of movement of the optical image, and T indicates the direction of charge transfer.
一方前述の問題を解決する方法として、第2図
に示すように各TDI用電荷転送ユニツトU1,U
2の各々の同順位電極同志を接続線11′〜4
3′で連結することも考えられるが、この場合に
は入力配線2a′〜2c′と接続線11′〜33′とが
交差することとなり、その結果入力配線に接続線
からの不要信号が誘起されてカツプリングノイズ
等の電気的特性の劣化を生じ、また交差点の段差
によつて断線を生じる等の障害を招く。なお第2
図における第1図と同等部分には同一符号を付し
た。 On the other hand, as a method to solve the above-mentioned problem, as shown in Fig. 2, each TDI charge transfer unit U1, U
Connecting wires 11' to 4 connect the electrodes of the same rank to each other.
3' may be considered, but in this case, the input wirings 2a' to 2c' and the connection lines 11' to 33' would intersect, and as a result, unnecessary signals from the connection lines would be induced in the input wirings. This causes deterioration of electrical characteristics such as coupling noise, and also causes problems such as disconnection due to steps at intersections. Furthermore, the second
Components in the figure that are equivalent to those in FIG. 1 are given the same reference numerals.
本発明は前述の点に鑑みなされたもので、その
目的は駆動用母線の配置を容易にするとともに入
力配線との交差を除去し、もつて装置の製造歩留
りおよび電気的特性の向上を図つた構成の時間遅
延積分機能を有する電荷転送装置を提供すること
であり、その特徴は行列状に配列した受光素子ア
レイの各列ごとの各受光素子にそれぞれ接続され
た互いに遅延時間を異にする複数の入力部を有す
る複数個の時間遅延積分用電荷転送ユニツトをそ
なえてなる電荷転送装置において、前記時間遅延
積分用電荷転送ユニツトのうち隣接する2個を対
として、それぞれの電荷転送ユニツトの同順位の
電荷転送電極を共通に配設し、かつ各電荷転送電
極を規則的に共通の母線を通して導出したところ
にある。 The present invention has been made in view of the above-mentioned points, and its purpose is to facilitate the arrangement of drive busbars and eliminate intersections with input wiring, thereby improving the manufacturing yield and electrical characteristics of the device. The purpose of the present invention is to provide a charge transfer device having a time delay integration function, which is characterized by a plurality of charge transfer devices having different delay times connected to each light receiving element in each column of a light receiving element array arranged in a matrix. In a charge transfer device comprising a plurality of time delay integration charge transfer units each having an input section, two adjacent charge transfer units among the time delay integration charge transfer units are made into a pair, and the respective charge transfer units are arranged in the same order. charge transfer electrodes are commonly disposed, and each charge transfer electrode is regularly led out through a common bus bar.
以下本発明の実施例につき図面を参照して説明
する。 Embodiments of the present invention will be described below with reference to the drawings.
第3図は本発明による時間遅延積分用電荷転送
装置の駆動用母線の配置を説明するための要部模
型上面図であつて、第1図と同等部分には同一符
号を付した。図においてBは本発明による電荷転
送装置であつて、その電荷転送装置BはU1,U
2等の複数個のTDI用電荷転送ユニツトからな
り、それらTDI用電荷転送ユニツトU1,U2は
互いに遅延時間を異にする複数の入力部1a″〜1
d″および2a″〜2d″を有し、これら各入力部は階
段状ユニツトの各段部に配設されて入力配線1
a′〜1d′および2a′〜2d′で受光素子1a〜1d
および2a〜2dと接続されている。この点は従
来の電荷転送装置と同じであるが異なるところは
次の点である。すなわち隣接する2個のTDI用電
荷転送ユニツトU1およびU2を背中合わせに対
として構成し、電荷転送ユニツトU1,U2の
各々の同順位電荷転送電極を共通に配設するとと
もに、それら各電荷転送電極を規則的に共通の母
線を通して転送電極と交差する方向に導出したと
ころにある。これらの点につきさらに詳細に説明
すると、TDI用電荷転送ユニツトU1およびU2
における第1段目の電荷転送電極は511,52
1,531からなり、その段の第1の電荷転送電
極511はTDI用電荷転送ユニツトU1,U2に
共通となつており、また同段の第2および第3の
電荷転送電極521および531も同じく共通と
なつている。さらに第2段目,第3段目および第
4段目の電荷転送電極611〜631,711〜
731および811〜831も同様にTDI用電荷
転送ユニツトU1,U2に対して共通に配設して
ある。そして各段の第1の電荷転送電極511,
611,711,811は駆動用母線51に共通
接続されて導出しており、また各段の第2の電荷
転送電極521,621,721,831は駆動
用母線52に共通接続され、さらに各段における
第3の電荷転送電極531,631,731,8
31の各々は駆動用母線53に共通接続されて導
出している。 FIG. 3 is a top view of a main part model for explaining the arrangement of driving busbars of the charge transfer device for time delay integration according to the present invention, and the same parts as in FIG. 1 are given the same reference numerals. In the figure, B is a charge transfer device according to the present invention, and the charge transfer device B is U1, U
The TDI charge transfer units U1 and U2 are composed of a plurality of TDI charge transfer units U1 and U2, which are connected to a plurality of input units 1a'' to 1 with different delay times.
d'' and 2a'' to 2d'', and each of these input sections is arranged at each step of the stepped unit and connected to the input wiring 1.
a' to 1d' and 2a' to 2d' are light receiving elements 1a to 1d.
and 2a to 2d. This point is the same as the conventional charge transfer device, but the difference is as follows. In other words, the two adjacent TDI charge transfer units U1 and U2 are configured as a pair back to back, and the charge transfer electrodes of each of the charge transfer units U1 and U2 are disposed in common, and each of the charge transfer electrodes is arranged in common. They are regularly led out in a direction that intersects the transfer electrodes through a common bus bar. To explain these points in more detail, TDI charge transfer units U1 and U2
The first stage charge transfer electrodes are 511, 52.
1,531, and the first charge transfer electrode 511 of that stage is common to the TDI charge transfer units U1 and U2, and the second and third charge transfer electrodes 521 and 531 of the same stage are also the same. It has become common. Furthermore, the second, third and fourth stage charge transfer electrodes 611 to 631, 711 to
731 and 811 to 831 are similarly provided in common to the TDI charge transfer units U1 and U2. And the first charge transfer electrode 511 of each stage,
The second charge transfer electrodes 521, 621, 721, 831 of each stage are commonly connected to the drive bus 52, and are led out by being commonly connected to the drive bus 51. The third charge transfer electrode 531, 631, 731, 8 in
31 are commonly connected to and led out from the drive bus 53.
このように隣接する2個のTDI用電荷転送ユニ
ツトを対として構成し、それら電荷転送ユニツト
の各々の同順位電荷転送電極を共通に配設するこ
とにより、各電荷転送電極の幅、つまり第3図に
おける横方向の長さは従来のものの2倍となる。
従つて駆動用母線の配置スペースが2倍となつ
て、母線51,52,53の寸法を極端に小さく
することなく容易に配設することができ、従来の
ように母線の配置スペースが狭いことに起因して
生じていた母線の断線、短絡等の障害を防止する
ことが可能となる。さらに図からも明らかなよう
に入力配線と駆動用母線との交差もなく、従来そ
の交差に起因して生じていたカツプリングノイズ
等の電気的特性の劣化や配線の断線等の障害も同
時に除去することができる。 In this way, by configuring two adjacent TDI charge transfer units as a pair and disposing the charge transfer electrodes of the same order in each of these charge transfer units in common, the width of each charge transfer electrode, that is, the third The horizontal length in the figure is twice that of the conventional one.
Therefore, the space for arranging the driving busbars is doubled, and the busbars 51, 52, and 53 can be easily arranged without extremely reducing the dimensions, and the space for arranging the busbars is narrower than in the past. This makes it possible to prevent problems such as bus disconnections and short circuits that would otherwise occur due to this. Furthermore, as is clear from the figure, there is no intersection between the input wiring and the drive bus, and the problems that conventionally occur due to such intersections, such as deterioration of electrical characteristics such as coupling noise, and disconnection of wiring, are simultaneously eliminated. can do.
なお図示を省略したが、前述のようにTDI用電
荷転送ユニツトを対として構成した各々の最終段
における同順位電荷転送電極、つまり第3図にお
ける電荷転送電極811,821,831の各右
側に隣接して配設される電荷転送電極同志を、横
一列の共通母線で接続して取り出すこともできる
し、またこれらの隣接して配設される電荷転送電
極を前記のような共通母線で接続する代りに、全
ユニツト共通の電荷転送電極を配設して、それら
の各電極から母線を導出することも可能である。 Although not shown, the charge transfer electrodes in the same order in the final stage of each TDI charge transfer unit configured as a pair as described above, that is, adjacent to the right side of the charge transfer electrodes 811, 821, and 831 in FIG. It is also possible to connect the charge transfer electrodes disposed in parallel rows with a common bus bar in a row, or to connect the charge transfer electrodes disposed adjacent to each other with a common bus bar as described above. Alternatively, it is also possible to provide charge transfer electrodes common to all units and to derive busbars from each of these electrodes.
以上の説明から明らかなように本発明によれば
固体撮像装置に用いるような時間遅延積分機能を
有する電荷転送装置の駆動用母線を容易に配設す
ることができるとともに、入力配線と駆動用母線
との交差もなくすることができて、駆動用母線の
断線、短絡ならびにカツプリングノイズ等の電気
的特性の劣化を防止することができ、装置の歩留
り向上ならびに性能の向上ができる利点を有す
る。 As is clear from the above description, according to the present invention, it is possible to easily arrange a drive bus of a charge transfer device having a time delay integration function used in a solid-state imaging device, and to connect input wiring and drive bus. This has the advantage that it is possible to prevent deterioration of electrical characteristics such as disconnection, short circuit, and coupling noise of the drive bus bar, and to improve the yield and performance of the device.
第1図および第2図は従来の時間遅延積分用電
荷転送装置における駆動用母線の配置を説明する
ための要部模型上面図、第3図は本発明による時
間遅延積分用電荷転送装置の駆動用母線の配置を
説明するための要部模型上面図である。
1a〜1d,2a〜2d:受光素子、1a′〜1
d′,2a′〜2d′:入力配線、1a″〜1d″,2a″〜
2d″:入力部、511〜531,611〜63
1,711〜731,811〜831:電荷転送
電極、51,52,53:母線、A:受光素子ア
レイ、B:電荷転送装置、U1,U2:時間遅延
積分用電荷転送ユニツト。
1 and 2 are top views of principal parts for explaining the arrangement of driving bus bars in a conventional charge transfer device for time delay integration, and FIG. 3 is a drive of a charge transfer device for time delay integration according to the present invention. FIG. 2 is a top view of a main part model for explaining the arrangement of busbars. 1a to 1d, 2a to 2d: light receiving element, 1a' to 1
d', 2a'~2d': Input wiring, 1a''~1d'', 2a''~
2d'': Input section, 511-531, 611-63
1,711 to 731, 811 to 831: charge transfer electrodes, 51, 52, 53: bus bars, A: light receiving element array, B: charge transfer device, U1, U2: charge transfer unit for time delay integration.
Claims (1)
の各受光素子にそれぞれ接続された互いに遅延時
間を異にする複数の入力部を有する複数個の時間
遅延積分用電荷転送ユニツトをそなえてなる電荷
転送装置において、前記各時間遅延積分用電荷転
送ユニツトは、対応する受光素子アレイ列の各受
光素子に対する入力部が順次各ビツト毎の段部に
配設されるように形成された階段状の電極配列を
有し、かつ隣接した2列の受光素子アレイに対応
する2個ずつの階段状電荷転送ユニツトを背中合
わせに対として配置し、それら対となる電荷転送
ユニツトの同順位の電荷転送電極を互いに共通に
配設し、かつ両ユニツトに共通の各電荷転送電極
を規則的に共通の母線を通して転送電極と交差す
る方向に導出したことを特徴とする電荷転送装
置。1 A charge comprising a plurality of charge transfer units for time delay integration each having a plurality of input sections having mutually different delay times and connected to each light receiving element in each column of a light receiving element array arranged in a matrix. In the transfer device, each of the charge transfer units for time delay integration has a stepped electrode formed such that an input section for each light receiving element in a corresponding light receiving element array row is sequentially disposed at a step for each bit. Two stepped charge transfer units corresponding to two adjacent rows of light receiving element arrays are arranged back-to-back as a pair, and the charge transfer electrodes of the charge transfer units in the same order are connected to each other. What is claimed is: 1. A charge transfer device characterized in that charge transfer electrodes that are commonly disposed and are common to both units are led out regularly through a common bus bar in a direction that intersects the transfer electrodes.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55134674A JPS5760776A (en) | 1980-09-27 | 1980-09-27 | Electric charge transfer device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55134674A JPS5760776A (en) | 1980-09-27 | 1980-09-27 | Electric charge transfer device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5760776A JPS5760776A (en) | 1982-04-12 |
| JPS646590B2 true JPS646590B2 (en) | 1989-02-03 |
Family
ID=15133905
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55134674A Granted JPS5760776A (en) | 1980-09-27 | 1980-09-27 | Electric charge transfer device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5760776A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102093066B1 (en) | 2019-06-05 | 2020-03-24 | 주식회사 케이알앤디 | Method and systemfor measuring the amount of liquid injected into a human body |
| KR102093067B1 (en) | 2019-06-05 | 2020-03-27 | 주식회사 케이알앤디 | System and method for remotely controlling the amount of liquid injected into a human body |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0147493B1 (en) * | 1983-12-28 | 1988-09-07 | International Business Machines Corporation | Process and equipment for the automatic alignment of an object in respect of a reference |
| JPS60227434A (en) * | 1984-04-25 | 1985-11-12 | Mitsubishi Electric Corp | Pattern recognizing apparatus |
| US4612580A (en) * | 1984-09-14 | 1986-09-16 | Rca Corporation | TDM-input electrometer, as in a line transfer CCD imager, using a charge funnel |
-
1980
- 1980-09-27 JP JP55134674A patent/JPS5760776A/en active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102093066B1 (en) | 2019-06-05 | 2020-03-24 | 주식회사 케이알앤디 | Method and systemfor measuring the amount of liquid injected into a human body |
| KR102093067B1 (en) | 2019-06-05 | 2020-03-27 | 주식회사 케이알앤디 | System and method for remotely controlling the amount of liquid injected into a human body |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5760776A (en) | 1982-04-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4330796A (en) | Block readable charge coupled device | |
| EP0469728B1 (en) | Programmable interconnect architecture | |
| US4336556A (en) | Solid-state image pick-up device | |
| US3814846A (en) | High density photodetection array | |
| EP1870937A1 (en) | Layout of control lines within an active pixel sensor | |
| JPH10256521A (en) | Active pixel imaging sensor sharing pixel functions with each other and method of manufacturing the same | |
| KR890005237B1 (en) | Solide - state imaging device / jp | |
| JPS646590B2 (en) | ||
| CN111146222A (en) | A multi-block pixel array based on multi-wafer stacking technology | |
| JPH0590559A (en) | Contact image sensor | |
| US4644404A (en) | Solid-state image pickup device and manufacturing method thereof | |
| JPS6337994B2 (en) | ||
| US5376811A (en) | Solid-state imaging device which generates difference data at different points of time | |
| JPH10163458A (en) | Clock driver circuit and semiconductor integrated circuit device | |
| US5937025A (en) | High speed CCD bus structure | |
| JPH06151803A (en) | Solid-state image sensor for normal image and mirror image | |
| JPS62213261A (en) | Long device array member | |
| JPS63173428A (en) | Analog multiplex transmission equipment by charge transfer device | |
| US6207982B1 (en) | Solid-state image pickup device capable of high-speed transfer of signal charges in horizontal direction | |
| JP2659712B2 (en) | Charge transfer device | |
| JPH04216672A (en) | Solid-state image pickup equipment | |
| CN219980957U (en) | Pixel array and image sensor | |
| JPH0377669B2 (en) | ||
| JPS5957563A (en) | Solid-state linear image sensor | |
| JPH01255273A (en) | Solid-state image sensor |