Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPH0126101B2 - - Google Patents
[go: Go Back, main page]

JPH0126101B2 - - Google Patents

Info

Publication number
JPH0126101B2
JPH0126101B2 JP58189722A JP18972283A JPH0126101B2 JP H0126101 B2 JPH0126101 B2 JP H0126101B2 JP 58189722 A JP58189722 A JP 58189722A JP 18972283 A JP18972283 A JP 18972283A JP H0126101 B2 JPH0126101 B2 JP H0126101B2
Authority
JP
Japan
Prior art keywords
data
permutation
bits
subblock
row
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58189722A
Other languages
Japanese (ja)
Other versions
JPS6081661A (en
Inventor
Yasukazu Nishino
Hiroshi Sasanuma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP58189722A priority Critical patent/JPS6081661A/en
Publication of JPS6081661A publication Critical patent/JPS6081661A/en
Publication of JPH0126101B2 publication Critical patent/JPH0126101B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Image Processing (AREA)
  • Memory System (AREA)
  • Image Input (AREA)

Claims (1)

【特許請求の範囲】[Claims] 1 2n1個のデータの総ての2l+1・i−2l−j番目
のデータと2l+1・i−j第目のデータを入れ換え
る置換をP2l、相異なる置換P2lを引続き行なつて
得られる合成の置換をPn及びデータの入れ換え
を行なわない恒等置換をP0とした時に得られる
総ての置換Pkを置換集合の要素とした時、行方
向、列方向にそれぞれ2n1+2nビツトで構成された
ブロツク内におけるデータを行方向、列方向にそ
れぞれ2n1ビツトごとに区切り、2n1×2n1ビツトの
データで一つのサブブロツクを構成し、サブブロ
ツク内における行方向(或いは列方向)の2n1
ツトの入力データに対してサブブロツクがブロツ
ク内で占める位置に対応させて、前記置換集合の
要素をP0から順に並べたP0,P1,P2,…,P2o1-1
に前記手法の置換Pkの一つを施して各置換の順
番を定め、順番が定められた置換と前記入力デー
タのサブブロツク内での行(列)番号とを順に対
応させて入力データの並び換えを行なう手段と、
前記並び換えを行なつた入力データを記憶する独
立に動作可能な2n1個のメモリm1,m2,…m2o1
有し、前記2n1個の各メモリのアドレス入力a0
a1,…,ao1-1のn1本に関しては、メモリ
m2l+1
1 2 P 2l is a permutation that swaps the 2 l+1・i−2 l −jth data with the 2 l+1・i−j th data of all n1 data, and the different permutation P 2l is When the resulting permutation is P n and the identity permutation that does not exchange data is P 0 , all the permutations P k obtained by continuing are elements of the permutation set, in the row direction and column direction. The data in the block, each consisting of 2 n1 + 2n bits, is divided into 2 n1 bits in the row and column directions, and one subblock is composed of 2 n1 × 2 n1 bits of data, and each row in the subblock is For input data of 2 n1 bits in the direction (or column direction), the elements of the permutation set are arranged in order from P 0 , P 0 , P 1 , P 2 ,... corresponding to the position occupied by the subblock within the block. ,P 2o1-1
The order of each permutation is determined by applying one of the permutations P k of the above method to a means of carrying out the exchange;
It has 2 n1 independently operable memories m 1 , m 2 , ... m 2o1 that store the rearranged input data, and the address input a 0 , of each of the 2 n1 memories is
a 1 ,...,a o1-1 for n 1 , the memory
m 2l+1
JP58189722A 1983-10-11 1983-10-11 Data storage device Granted JPS6081661A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58189722A JPS6081661A (en) 1983-10-11 1983-10-11 Data storage device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58189722A JPS6081661A (en) 1983-10-11 1983-10-11 Data storage device

Publications (2)

Publication Number Publication Date
JPS6081661A JPS6081661A (en) 1985-05-09
JPH0126101B2 true JPH0126101B2 (en) 1989-05-22

Family

ID=16246091

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58189722A Granted JPS6081661A (en) 1983-10-11 1983-10-11 Data storage device

Country Status (1)

Country Link
JP (1) JPS6081661A (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62988A (en) * 1985-02-27 1987-01-06 大日本スクリ−ン製造株式会社 Display of image data
JPS62262187A (en) * 1986-05-08 1987-11-14 Matsushita Electric Ind Co Ltd Memory device

Also Published As

Publication number Publication date
JPS6081661A (en) 1985-05-09

Similar Documents

Publication Publication Date Title
EP0333207A3 (en) Mask rom with spare memory cells
EP0411626A3 (en) Semiconductor memory device having a redundancy
JPS563499A (en) Semiconductor memory device
JPH0126101B2 (en)
Robinett et al. Erratum: Prospects for a second neutral vector boson at low mass in SO (10)
JPH0126100B2 (en)
JPH0549991B2 (en)
JPS6459296A (en) Data converter
JPH0248912B2 (en)
JPS5714957A (en) Memory device
JPS5439529A (en) Transfer control system for magnetic bubble element and the like
JPS6222798U (en)
JPS6340895U (en)
DE69428624T2 (en) Device and method for deinterleaving
JPS6412300U (en)
JPS5884582A (en) Picture memory device
JPS606878Y2 (en) Hangul character pattern generation circuit
JPS5727476A (en) Storage device
JPS63168698U (en)
JPS5755581A (en) Address converting system
JPH01117000U (en)
JPS6188189U (en)
JPS6054055A (en) Storage device
JPS58127499U (en) memory circuit
JPS57208695A (en) Double structure switching system of storage device