Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPH0157919B2 - - Google Patents
[go: Go Back, main page]

JPH0157919B2 - - Google Patents

Info

Publication number
JPH0157919B2
JPH0157919B2 JP57015104A JP1510482A JPH0157919B2 JP H0157919 B2 JPH0157919 B2 JP H0157919B2 JP 57015104 A JP57015104 A JP 57015104A JP 1510482 A JP1510482 A JP 1510482A JP H0157919 B2 JPH0157919 B2 JP H0157919B2
Authority
JP
Japan
Prior art keywords
piezoelectric buzzer
terminal
controller
drive circuit
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57015104A
Other languages
Japanese (ja)
Other versions
JPS58132288A (en
Inventor
Takashi Deguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP57015104A priority Critical patent/JPS58132288A/en
Publication of JPS58132288A publication Critical patent/JPS58132288A/en
Publication of JPH0157919B2 publication Critical patent/JPH0157919B2/ja
Granted legal-status Critical Current

Links

Description

【発明の詳細な説明】 本発明は圧電ブザーの音量調整回路の改良に関
する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an improvement in a volume adjustment circuit for a piezoelectric buzzer.

一般に、自励振用圧電ブザーを用いた駆動回路
は、第1図に示した通りであり、圧電ブザー本体
に帰還電極を有しており、エミツタ接地ハートレ
ー発振器の変形回路をなしている。この場合、帰
還電極に印加される電圧VがVpより180゜ずれる
こと、及び、V/Vp≧R2+hie1/hfe1・R3(但しトラ
ンジ スタの入力抵抗をhie1、電流増巾率をhfe1とする)
の条件を満たすこと、トランジスタTr1のDCバイ
アス点が電源電圧の1/2となること、抵抗R2を調
整してスプリアス発振が乗らない様にすること等
の回路条件がある。
Generally, a drive circuit using a self-oscillating piezoelectric buzzer is as shown in FIG. 1, and has a feedback electrode on the piezoelectric buzzer body, forming a modified circuit of a grounded-emitter Hartley oscillator. In this case, the voltage V applied to the feedback electrode deviates from V p by 180°, and V/V p ≧ R 2 + h ie1 /h fe1・R 3 (however, the input resistance of the transistor is h ie1 and the current amplification h fe1 )
There are circuit conditions such as satisfying the following conditions, making sure that the DC bias point of transistor T r1 is 1/2 of the power supply voltage, and adjusting resistor R 2 to prevent spurious oscillation.

次に圧電ブザーの音量調整回路の従来例につい
て第2図を参考に説明する。
Next, a conventional example of a volume adjustment circuit for a piezoelectric buzzer will be described with reference to FIG.

第2図において、1′はマイクロコンピユータ、
OUTはその出力を示し、2′は自励振用圧電ブザ
ー及び駆動回路を含む圧電ブザー駆動回路で、第
1図に示す回路の+V端子が半固定抵抗器VR′に
接続されている。
In Fig. 2, 1' is a microcomputer;
OUT indicates its output, and 2' is a piezoelectric buzzer drive circuit including a self-oscillating piezoelectric buzzer and a drive circuit, and the +V terminal of the circuit shown in FIG. 1 is connected to the semi-fixed resistor VR'.

第1図で説明した様に、第2図では圧電ブザー
駆動回路2′に与える電圧を半固定抵抗器VR′で
調整している。この場合、圧電ブザー駆動回路
2′からみる電源インピーダンスは少くとも半固
定抵抗器VR′のインピーダンスより大となる。圧
電ブザー駆動回路2′に流れる電流波形は概ね発
振波形に近似するので、圧電ブザー駆動回路2′
に加わる電圧が大きな変動を持つこととなる。こ
の結果、第1図で説明した回路条件の中で圧電ブ
ザーに流れる電流変化により、第1図に示す端子
電圧+Vが変動し、その結果、固定抵抗器R3
流れる電流の変化率は固定抵抗器R1に流れる電
流の変化率より大きくなる。したがつて、正電極
に印加される電圧V0が帰還電極に印加される電
圧Vfより大きな変動電圧となり、さらに、圧電
ブザーは容量性であるため、正電極に印加される
電圧Vpと帰還電極に印加される電圧Vfの位相が
変動する。またトランジスタのhie1,hfe1は動作
電流により変動することからVf/Vp値が変動し、
さらに動作が不安定になることによりスプリアス
発振を招来する。これらのことから発振音の歪が
増大し、甚だしい場合は発振の停止を招来する結
果となつた。
As explained in FIG. 1, in FIG. 2, the voltage applied to the piezoelectric buzzer drive circuit 2' is adjusted by the semi-fixed resistor VR'. In this case, the power supply impedance seen from the piezoelectric buzzer drive circuit 2' is at least larger than the impedance of the semi-fixed resistor VR'. Since the current waveform flowing through the piezoelectric buzzer drive circuit 2' roughly approximates the oscillation waveform, the piezoelectric buzzer drive circuit 2'
There will be large fluctuations in the voltage applied to the As a result, the terminal voltage +V shown in Figure 1 changes due to changes in the current flowing through the piezoelectric buzzer under the circuit conditions explained in Figure 1, and as a result, the rate of change in the current flowing through the fixed resistor R3 is fixed. It will be greater than the rate of change of the current flowing through resistor R1 . Therefore, the voltage V 0 applied to the positive electrode becomes a larger fluctuation voltage than the voltage V f applied to the feedback electrode, and since the piezoelectric buzzer is capacitive, the voltage applied to the positive electrode V p and The phase of the voltage V f applied to the feedback electrode fluctuates. In addition, since h ie1 and h fe1 of the transistor vary depending on the operating current, the V f /V p value varies,
Furthermore, the operation becomes unstable, leading to spurious oscillation. As a result, the distortion of the oscillation sound increases, and in severe cases, the oscillation may stop.

本発明はかかる不具合を除去するために圧電ブ
ザーからみた電源インピーダンスに着目し、音量
を調整するための如何なる設定時点においても極
小の電源インピーダンスを与える回路を提供せん
とするものである。
In order to eliminate such problems, the present invention focuses on the power supply impedance seen from the piezoelectric buzzer, and aims to provide a circuit that provides a minimum power supply impedance at any setting point for adjusting the volume.

以下に本発明の一実施例について第3図の圧電
ブザー音量調整回路を参考に説明する。1はPチ
ヤンネルのマイクロコンピユータで、コントロー
ラをなしており、断続波形を出力するオープンド
レイン出力端子OUTから半固定抵抗器VR、固定
抵抗器R4を経て接地し、両者の中点にNPN型の
トランジスタTR2のベースを接続してある。これ
により、一種のエミツタフオロアー回路を構成し
てある。すなわち、マイクロコンピユータ1の出
力端子OUTにパルス波形を出力することにより
圧電ブザーの駆動回路を制御し断続音を発生させ
るものである。圧電ブザーの消費電力は極めて小
さいので、半固定抵抗器VR、固定抵抗器R4の値
をある程度小さくとればトランジスタTR2のベー
ス電圧VBはVB≒R4/VR+R4Vとなる。つまりトラ ンジスタTR2のベース電位VBは半固定抵抗器VR
を変化させることにより可変となる。更にトラン
ジスタTR2のベース−エミツタ間の電位VBEを差
し引いた値がエミツタ電圧VEとして現れる。エ
ミツタ電圧VEは一種の安定化電源となる。この
様にして圧電ブザー駆動回路2に印加される電圧
VEが調整されることになる。一方、圧電ブザー
駆動回路2からみた電源インピーダンスRは、電
圧+Vが低インピーダンスであれば、等価的にR
≒VRR4/hfe2となる。ここで、hfe2はトランジスタ TR2の電流増巾率である。この電流増巾率hfe2
通常100以上にできるので、従来例よりは飛躍的
に電源インピーダンスを低下させたこととなる。
An embodiment of the present invention will be described below with reference to the piezoelectric buzzer volume adjustment circuit shown in FIG. 1 is a P-channel microcomputer, which serves as a controller, and is connected from the open drain output terminal OUT, which outputs an intermittent waveform, to ground via a semi-fixed resistor VR, a fixed resistor R4 , and an NPN type resistor connected to the midpoint of both. The base of transistor TR 2 is connected to it. This constitutes a kind of emitter follower circuit. That is, by outputting a pulse waveform to the output terminal OUT of the microcomputer 1, the drive circuit of the piezoelectric buzzer is controlled and an intermittent sound is generated. Since the power consumption of the piezoelectric buzzer is extremely small, if the values of the semi-fixed resistor VR and the fixed resistor R4 are made small to some extent, the base voltage VB of the transistor TR2 becomes VB≈R4 /VR+ R4V . In other words, the base potential V B of transistor TR 2 is the semi-fixed resistor VR
It becomes variable by changing. Further, the value obtained by subtracting the base-emitter potential V BE of the transistor TR 2 appears as the emitter voltage VE . The emitter voltage V E becomes a kind of stabilized power supply. The voltage applied to the piezoelectric buzzer drive circuit 2 in this way
V E will be adjusted. On the other hand, the power supply impedance R seen from the piezoelectric buzzer drive circuit 2 is equivalently R if the voltage +V is a low impedance.
≒V R R 4 /h fe2 . Here, h fe2 is the current amplification rate of the transistor TR 2 . Since this current amplification factor h fe2 can usually be set to 100 or more, the power source impedance is dramatically lowered than in the conventional example.

以上の実施例の説明から明らかなように、本発
明の圧電ブザーの音量調整回路は、断続波形を出
力するコントローラと、コレクタ端子を電源に接
地したNPN型トランジスタを設け、可変抵抗器
と固定抵抗器を継続接続し、その中間点を前記
NPN型トランジスタのベース端子に接続し、両
端を前記コントローラの出力端子及び接地端子に
接続し、前記NPN型トランジスタのエミツタ端
子と前記接地端子との間に、圧電ブザーを含む圧
電ブザー発振回路を接続したものであるため、単
純な回路構成で、音量を可変でき、また、歪のな
い音質を有する圧電ブザー駆動回路を得ることが
できる。尚、前記コントローラをマイクロコンピ
ユータを使用すれば、他の機能と、圧電ブザーと
を効果的に組合せて、種々の制御を容易に構成す
ることができる。
As is clear from the description of the embodiments above, the piezoelectric buzzer volume adjustment circuit of the present invention includes a controller that outputs an intermittent waveform, an NPN transistor whose collector terminal is grounded to the power supply, and a variable resistor and a fixed resistor. Connect the devices continuously and connect the intermediate point to
Connect to the base terminal of the NPN transistor, connect both ends to the output terminal and ground terminal of the controller, and connect a piezoelectric buzzer oscillation circuit including a piezoelectric buzzer between the emitter terminal of the NPN transistor and the ground terminal. Therefore, it is possible to obtain a piezoelectric buzzer drive circuit that can vary the volume and has distortion-free sound quality with a simple circuit configuration. If a microcomputer is used as the controller, various controls can be easily configured by effectively combining other functions and the piezoelectric buzzer.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は通常の自励振用圧電ブザーの駆動回路
図、第2図は従来の圧電ブザーの音量調整回路
図、第3図は本発明の一実施例における圧電ブザ
ーの音量調整回路図である。 1……マイクロコンピユータ(コントローラ)、
2……圧電ブザー駆動回路、TR2……NPN型の
トランジスタ、VR……半固定抵抗器、R4……固
定抵抗器。
Fig. 1 is a drive circuit diagram of a conventional self-oscillating piezoelectric buzzer, Fig. 2 is a volume adjustment circuit diagram of a conventional piezoelectric buzzer, and Fig. 3 is a volume adjustment circuit diagram of a piezoelectric buzzer according to an embodiment of the present invention. . 1...Microcomputer (controller),
2...Piezoelectric buzzer drive circuit, TR 2 ...NPN type transistor, V R ...semi-fixed resistor, R4 ...fixed resistor.

Claims (1)

【特許請求の範囲】 1 断続波形を出力するコントローラと、コレク
タ端子を電源に接続したNPN型トランジスタを
設け、可変抵抗器と固定抵抗器を縦続接続し、そ
の中間点を前記NPN型トランジスタのベース端
子に接続し、両端を前記コントローラの出力端子
及び接地端子に接続し、前記NPN型トランジス
タのエミツタ端子と前記接地端子との間に圧電ブ
ザーを含む圧電ブザー駆動回路を接続した圧電ブ
ザーの音量調整回路。 2 コントローラをマイクロコンピユータで構成
した特許請求の範囲第1項に記載の圧電ブザーの
音量調整回路。
[Claims] 1. A controller that outputs an intermittent waveform, an NPN transistor whose collector terminal is connected to a power source, a variable resistor and a fixed resistor connected in cascade, and the midpoint between them connected to the base of the NPN transistor. volume adjustment of a piezoelectric buzzer, the piezoelectric buzzer is connected to a terminal, both ends are connected to an output terminal and a ground terminal of the controller, and a piezoelectric buzzer drive circuit including a piezoelectric buzzer is connected between an emitter terminal of the NPN transistor and the ground terminal. circuit. 2. The piezoelectric buzzer volume adjustment circuit according to claim 1, wherein the controller is a microcomputer.
JP57015104A 1982-02-01 1982-02-01 Piezoelectric buzzer volume adjustment circuit Granted JPS58132288A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57015104A JPS58132288A (en) 1982-02-01 1982-02-01 Piezoelectric buzzer volume adjustment circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57015104A JPS58132288A (en) 1982-02-01 1982-02-01 Piezoelectric buzzer volume adjustment circuit

Publications (2)

Publication Number Publication Date
JPS58132288A JPS58132288A (en) 1983-08-06
JPH0157919B2 true JPH0157919B2 (en) 1989-12-07

Family

ID=11879524

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57015104A Granted JPS58132288A (en) 1982-02-01 1982-02-01 Piezoelectric buzzer volume adjustment circuit

Country Status (1)

Country Link
JP (1) JPS58132288A (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2612346B2 (en) * 1989-10-07 1997-05-21 株式会社テック Low frequency treatment device
JPH0530897U (en) * 1991-10-04 1993-04-23 日興電機工業株式会社 Piezoelectric buzzer device

Also Published As

Publication number Publication date
JPS58132288A (en) 1983-08-06

Similar Documents

Publication Publication Date Title
KR920000104B1 (en) Crystal oscillator circuit
US5150076A (en) Emitter-grounded amplifier circuit with bias circuit
KR970703555A (en) Voltage regulator
US5397978A (en) Current limit circuit for IGBT spark drive applications
US5635868A (en) Power transistor current limiter
JPH0157919B2 (en)
JPH04315207A (en) Power supply circuit
JPH05204476A (en) Stabilized power supply circuit
US6218906B1 (en) Amplifier circuit
JPH0469442B2 (en)
EP0574981B1 (en) Oscillator circuit having 50% duty cycle
US4754232A (en) Amplification gain adjusting circuit
US5821828A (en) An oscillator having a voltage controlled amplitude
KR930003570Y1 (en) Horizontal size adjustment circuit
JPS58103207A (en) Power supply circuit of amplifier
JP2982326B2 (en) DC feedback amplifier
JP2861868B2 (en) Comparator with hysteresis
JP2652991B2 (en) DC feedback amplifier
JP2513767B2 (en) Voltage controlled oscillator
JPS59194522A (en) Temperature compensating bias circuit for field effect transistor
JP2577946B2 (en) Amplifier circuit
JP2625730B2 (en) High frequency amplifier and adjustment method thereof
JP2931713B2 (en) Clamp circuit
JP2623954B2 (en) Variable gain amplifier
JP3231824B2 (en) Output circuit for buzzer drive