Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPH0211009B2 - - Google Patents
[go: Go Back, main page]

JPH0211009B2 - - Google Patents

Info

Publication number
JPH0211009B2
JPH0211009B2 JP1641484A JP1641484A JPH0211009B2 JP H0211009 B2 JPH0211009 B2 JP H0211009B2 JP 1641484 A JP1641484 A JP 1641484A JP 1641484 A JP1641484 A JP 1641484A JP H0211009 B2 JPH0211009 B2 JP H0211009B2
Authority
JP
Japan
Prior art keywords
layer
graphite
palladium
plating
electrolytic capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1641484A
Other languages
Japanese (ja)
Other versions
JPS60160606A (en
Inventor
Yoshihiko Saiki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP1641484A priority Critical patent/JPS60160606A/en
Publication of JPS60160606A publication Critical patent/JPS60160606A/en
Publication of JPH0211009B2 publication Critical patent/JPH0211009B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Chemically Coating (AREA)
  • Measuring Oxygen Concentration In Cells (AREA)
  • Conductive Materials (AREA)

Description

【発明の詳細な説明】 本発明は固体電解コンデンサの製造方法に関
し、特に固体電解コンデンサのグラフアイトの形
成方法に関するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method for manufacturing a solid electrolytic capacitor, and more particularly to a method for forming graphite for a solid electrolytic capacitor.

一般に固体電解コンデンサの素子は、弁作用を
有する金属粉末を加圧成型してなる成形体にあら
かじめ弁作用を有する金属線を陽極リードとして
植立し、真空焼結して陽極体の周面に陽極酸化に
より酸化皮膜層を形成し、この酸化皮膜層の周面
に対向電極として二酸化マンガンなどの半導体層
を形成する。さらに接触抵抗を減じるためにグラ
フアイト層を介在させて順次、銀ペースト層、は
んだ層を設けて陰極導電体層を形成している。
In general, solid electrolytic capacitor elements are made by press-molding metal powder that has a valve action, and then a metal wire that has a valve action is planted in advance as an anode lead, and then vacuum sintered and attached to the circumferential surface of the anode body. An oxide film layer is formed by anodic oxidation, and a semiconductor layer such as manganese dioxide is formed on the circumferential surface of this oxide film layer as a counter electrode. Further, in order to reduce contact resistance, a graphite layer is interposed, and a silver paste layer and a solder layer are successively provided to form a cathode conductor layer.

このように形成した素子は陰極導電体層下地の
ペースト層上に直接はんだ層を設ける溶融はんだ
槽中浸漬の熱により、下地の銀ペースト中に含有
する有機バインダーの分解が起り、銀粒子がはん
だ浴中に拡散する。いわゆる銀喰小現象が生じ、
はんだ層の剥離や誘電体損失が増大するという欠
点を有していた。
The element formed in this way has a solder layer directly on the paste layer underlying the cathode conductor layer.The heat of immersion in a molten solder bath causes decomposition of the organic binder contained in the underlying silver paste, causing the silver particles to melt into the solder. Diffuses into the bath. The so-called Ginkui small phenomenon occurs,
This method has disadvantages such as peeling of the solder layer and increased dielectric loss.

従来この問題を解決する対策として銀喰小現象
を生じる銀ペースト層を介在せないで、グラフア
イト層形成後に塩化第1錫水溶液、塩化パラジウ
ム水溶液に順次浸漬してグラフアイト層の表面に
パラジウムを付着させ表面を活性化した後、銅、
ニツケル等のメツキ層を無電解メツキにより形成
する方法が提案されている。しかしながら前述の
メツキ層を形成する方法には次の欠点がある。
Conventionally, as a countermeasure to solve this problem, palladium was applied to the surface of the graphite layer by sequentially immersing it in an aqueous solution of stannous chloride and an aqueous solution of palladium chloride after forming the graphite layer, without intervening a silver paste layer that would cause the small silver bite phenomenon. After depositing and activating the surface, copper,
A method has been proposed in which a plating layer of nickel or the like is formed by electroless plating. However, the method of forming the plating layer described above has the following drawbacks.

すなわち、グラフアイト層を活性化するために
使用する塩化第1錫水溶液、塩化パラジウム水溶
液のPHは3.5以下で、強い酸性を示す。
That is, the pH of the aqueous solution of stannous chloride and the aqueous palladium chloride solution used to activate the graphite layer is 3.5 or less, and exhibits strong acidity.

この酸性水溶液にグラフアイト層形成後の素子
を浸漬した場合、このグラフアイト層の隙間、あ
るいはグラフアイト層が形成されない陽極リード
の周辺部は半導体層の二酸化マンガンが露出して
いるため、、この酸性水溶液によつて二酸化マン
ガンが溶解して著るしい誘電体損失の正接
(tanδ)増大の原因となつていた。またこの従来
方法で形成されたメツキ層は、グラフアイトペー
スト上に単に物理吸着したパラジウムを介在して
接着しているので容易に剥離する欠点を有してい
た。この欠点のため未だ無電解メツキによりメツ
キ層を形成した固体電解コンデンサが実現しなか
つた理由である。
When the device with the graphite layer formed is immersed in this acidic aqueous solution, the manganese dioxide of the semiconductor layer is exposed in the gaps between the graphite layers or in the peripheral areas of the anode leads where the graphite layer is not formed. Manganese dioxide was dissolved by the acidic aqueous solution, causing a significant increase in the tangent (tan δ) of dielectric loss. Furthermore, the plating layer formed by this conventional method has the disadvantage that it is easily peeled off because it is adhered to the graphite paste with palladium simply physically adsorbed therebetween. This drawback is the reason why a solid electrolytic capacitor with a plating layer formed by electroless plating has not yet been realized.

本発明の目的はかかる従来欠点を除去した固体
電解コンデンサの製造方法を提供することにあ
る。
An object of the present invention is to provide a method for manufacturing a solid electrolytic capacitor that eliminates such conventional drawbacks.

本発明によれば、導出する陽極リードを有する
弁作用金属からなる陽極体に順次、酸化皮膜層、
半導体層、グラフアイト層、メツキ層、はんだ層
を形成してなる固体電解コンデンサの製造方法に
おいて、上記グラフアイト層を樹脂とグラフアイ
ト粉末、水または有機溶剤とからなるグラフアイ
トペーストにパラジウム粉末を混合した混合物を
被着乾燥して形成させることを特徴とする固体電
解コンデンサの製造方法が得られる。
According to the present invention, an oxide film layer,
In a method for manufacturing a solid electrolytic capacitor comprising a semiconductor layer, a graphite layer, a plating layer, and a solder layer, the graphite layer is replaced with palladium powder in a graphite paste made of resin, graphite powder, water, or an organic solvent. A method for manufacturing a solid electrolytic capacitor is obtained, which is characterized in that the mixed mixture is deposited and dried.

以下、本発明の実施例を従来品と比較して固体
タンタル電解コンデンサについて図面を参照して
説明する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS A solid tantalum electrolytic capacitor will be described below with reference to the drawings, comparing embodiments of the present invention with conventional products.

第1図Aは第1の従来例の銀ペーストを使用し
た非外装型固体電解コンデンサであり、第1図B
は第2の従来例のメツキ方法によるものであり、
第2図は本発明の一実施例である。銀ペーストを
使用した第1の従来例の試料として、タンタル粉
末を加圧成型し、高温で真空焼結した陽極体1に
タンタルリード1aを植立させた後、リン酸水溶
液中で化成電圧100Vを印加して陽極酸化し、タ
ンタルの酸化皮膜(図示省略)2を形成した。次
に硝酸マンガン溶液中に浸漬して硝酸マンガンを
付着させた後、温度250℃〜300℃の恒温槽中で熱
分解して二酸化マンガン層(図示省略)3を形成
した。この浸漬および熱分解工程は数回繰り返し
行なう。次に水溶性高分子材の水溶液に黒鉛粉末
を懸濁させたグラフアイト液中に二酸化マンガン
層3を形成した陽極体を浸漬し、温度150℃〜200
℃の恒温槽中で乾燥しグラフアイト層4を形成し
た。さらにグラフアイト層4上に銀ペーストを塗
布した後、乾燥させて銀ペースト層6を形成して
素子を得た。次にこの素子をはんだ浴中に浸漬し
はんだ層7を形成した後、タンタルリード1aの
付け根部から約1mmの箇所に外部端子となるはん
だ付け可能な板状リード8をタンタルリード1a
に溶接し、非外装型チツプタンタルコンデンサを
製造した。
Figure 1A shows the first conventional non-sheathed solid electrolytic capacitor using silver paste, and Figure 1B
is based on the second conventional plating method,
FIG. 2 shows an embodiment of the present invention. As a first conventional sample using silver paste, tantalum powder was pressure-molded and a tantalum lead 1a was planted on an anode body 1 which was vacuum-sintered at high temperature, and then the anode body 1a was placed in a phosphoric acid aqueous solution at a formation voltage of 100V. was applied to perform anodic oxidation to form a tantalum oxide film (not shown) 2. Next, after being immersed in a manganese nitrate solution to adhere manganese nitrate, it was thermally decomposed in a constant temperature bath at a temperature of 250°C to 300°C to form a manganese dioxide layer (not shown) 3. This soaking and pyrolysis step is repeated several times. Next, the anode body on which the manganese dioxide layer 3 was formed was immersed in a graphite solution in which graphite powder was suspended in an aqueous solution of a water-soluble polymer material, and the anode body was heated to a temperature of 150°C to 200°C.
The graphite layer 4 was formed by drying in a constant temperature bath at .degree. Further, a silver paste was applied onto the graphite layer 4 and then dried to form a silver paste layer 6 to obtain an element. Next, this element is immersed in a solder bath to form a solder layer 7, and then a solderable plate lead 8, which will become an external terminal, is attached to the tantalum lead 1a at a location approximately 1 mm from the base of the tantalum lead 1a.
Welded it to produce a non-exposed chip tantalum capacitor.

次に第2の従来例のメツキ方法による試料とし
て、銀ペーストを使用した第1の従来例品と同一
材料を用い、同一工程を経てグラフアイト層4ま
で形成する。しかる後2.5g/の塩化第1錫水溶
液に5分間浸漬する。引き続いて0.1g/の塩化
パラジウム水溶液に浸漬する。浸漬後、素子を十
分水洗して無電解メツキを行つた。
Next, as a sample using the second prior art plating method, the same material as the first prior art product using silver paste is used, and the graphite layer 4 is formed through the same steps. Thereafter, it is immersed in a 2.5 g/aqueous solution of stannous chloride for 5 minutes. Subsequently, it is immersed in a 0.1 g/palladium chloride aqueous solution. After dipping, the elements were thoroughly washed with water and electroless plating was performed.

メツキ液には、ジメチルアミノボランを還元剤
とする無電解ニツケルメツキ液(室温でPH=6.7)
を使用し、温度65℃で数十分間メツキを行い、約
6ミクロンの無電解ニツケルのメツキ層5を形成
した。
The plating solution is an electroless nickel plating solution (PH=6.7 at room temperature) that uses dimethylaminoborane as a reducing agent.
Plating was carried out at a temperature of 65° C. for several tens of minutes to form a plating layer 5 of electroless nickel with a thickness of about 6 microns.

メツキ終了後の素子を十分に水洗した後、温度
120℃の恒温槽中に放置し水分を蒸発させ、溶融
はんだ槽(図示省略)に素子を浸漬してはんだ層
7を形成した。
After the plating is completed, the element is thoroughly washed with water, and then the temperature
The device was left in a constant temperature bath at 120° C. to evaporate moisture, and the device was immersed in a molten solder bath (not shown) to form a solder layer 7.

次にはんだ付け可状能な板状リード8をタンタ
ルリード1bに溶接し、非外装型チツプタンタル
コンデンサを製造した。
Next, a solderable plate-shaped lead 8 was welded to the tantalum lead 1b to produce a non-exposed chip tantalum capacitor.

次に本発明の実施例として第2図の如く上記二
つの従来例と同一の材料を用い、同一の工程を経
て二酸化マンガン層3まで形成した素子を粒径10
ミクロン以下のパラジウム粉末を混合したグラフ
アイトペースト中に浸漬した後、温度150℃〜180
℃の恒温槽にて乾燥しグラフアイト層14を形成
した。
Next, as an example of the present invention, as shown in Fig. 2, an element with a grain size of 10
After being immersed in graphite paste mixed with palladium powder below micron, the temperature is 150℃~180℃.
It was dried in a constant temperature bath at .degree. C. to form a graphite layer 14.

上記グラフアイトペーストはそれぞれ重量比で
パラジウム粉末3%、グラフアイト粉末15%、エ
ポキシ樹脂40%、無機添加剤42%を混合し、有機
溶剤で希釈したものを使用した。しかる後該素子
を5%アンモニア水溶液中に1分間浸漬し、パラ
ジウム表面に水素を吸蔵させ表面を活性化した
後、十分に水洗し無電解メツキを行つた。無電解
メツキ液種、メツキ条件は従来メツキ方法と同一
とし、数十分間メツキを行い約6ミクロンの無電
解ニツケルのメツキ層15を形成した。
The above-mentioned graphite paste was a mixture of 3% palladium powder, 15% graphite powder, 40% epoxy resin, and 42% inorganic additive by weight, and diluted with an organic solvent. Thereafter, the element was immersed in a 5% ammonia aqueous solution for 1 minute to activate the surface by absorbing hydrogen on the palladium surface, and then thoroughly washed with water and subjected to electroless plating. The electroless plating liquid type and plating conditions were the same as those of the conventional plating method, and plating was performed for several minutes to form an electroless nickel plating layer 15 of about 6 microns.

メツキ終了後の素子を十分に水洗した後120℃
の恒温槽中に放置し、水分を蒸発させ溶融はんだ
槽に素子を浸漬しはんだ層17を形成した。
120℃ after thoroughly rinsing the element after plating
The element was left in a constant temperature bath to evaporate moisture, and the element was immersed in a molten solder bath to form a solder layer 17.

次に従来例と同様にはんだ付け可能な板状リー
ド18をタンタルリード1aに溶接し、非外装型
チツプタンタルコンデンサを製造した。
Next, a solderable plate-like lead 18 was welded to the tantalum lead 1a in the same manner as in the conventional example, to produce a non-sheathed chip tantalum capacitor.

以上述べた二つの従来例と本発明実施例の非外
装型チツプタンタルコンデンサの中から任意に
150個づつ抜取りはんだ耐熱試験を行つた。
Select any one of the above-mentioned two conventional examples and the non-exposed chip tantalum capacitor according to the embodiment of the present invention.
A solder heat resistance test was conducted by sampling 150 pieces at a time.

第3図A,Bおよび第4図はそれぞれのコンデ
ンサを230℃、250℃、270℃の各温度で10秒間、
溶融はんだ槽内に浸漬した後、周波数120Hzで測
定したtanδを示す。
Figure 3 A, B and Figure 4 show each capacitor at 230°C, 250°C, and 270°C for 10 seconds.
The tan δ measured at a frequency of 120 Hz after being immersed in a bath of molten solder is shown.

塩化第1錫、塩化パラジウム水溶液に浸漬して
ニツケルメツキを行つた第2の従来例のコンデン
サのtanδは著るしく大きく、測定不能であつた
(第3図B)。一方、銀ペーストを使用した第1の
従来例のコンデンサは、温度230℃10秒間の浸漬
後すでにtanδが増大(第3図A)しているのに対
し、本発明実施例のコンデンサは第4図に示す如
く、温度270℃10秒間の浸漬後でも顕著なtanδの
増大は認められなかつた。また第1の従来例のコ
ンデンサでは、温度230℃、10秒間の浸漬後、素
子の稜線部からはんだ層の剥離が発生し、温度
250℃、10秒間の浸漬後では、はんだ層の剥離に
加えて銀喰われ現象が発生し、二酸化マンガン層
の凹凸が判るくらいはんだ層が薄くなつた。
The tan δ of the second conventional capacitor, which was nickel-plated by immersing it in an aqueous solution of tinnous chloride and palladium chloride, was so large that it was impossible to measure it (FIG. 3B). On the other hand, in the capacitor of the first conventional example using silver paste, tan δ has already increased after being immersed at 230°C for 10 seconds (Fig. 3A), whereas in the capacitor of the embodiment of the present invention As shown in the figure, no significant increase in tan δ was observed even after immersion at 270°C for 10 seconds. In addition, in the first conventional capacitor, after being immersed for 10 seconds at a temperature of 230°C, the solder layer peeled off from the ridgeline of the element, and the temperature
After dipping at 250°C for 10 seconds, in addition to peeling of the solder layer, a silver eating phenomenon occurred, and the solder layer became so thin that the unevenness of the manganese dioxide layer was visible.

さらに温度270℃、10秒間の浸漬後では、銀層
がほとんど喰われ、はんだ層が素子の表面にほと
んど付着されなかつた。
Furthermore, after dipping for 10 seconds at a temperature of 270°C, most of the silver layer was eaten away, and almost no solder layer was attached to the surface of the element.

一方、本発明実施例のコンデンサは、温度270
℃、10秒間の浸漬後でもはんだ層の剥離や銀喰わ
れ現象は全く見られなかつた。
On the other hand, the capacitor according to the embodiment of the present invention has a temperature of 270°C.
Even after dipping at ℃ for 10 seconds, no peeling of the solder layer or silver eating phenomenon was observed.

以上述べた如く、本発明のパラジウム粉末を添
加したグラフアイト層上に無電解メツキを行つた
素子は、 (i) 塩化第1錫水溶液、塩化パラジウム水溶液等
の強酸性水溶液中に浸漬することなく、グラフ
アイイペースト上にパラジウム粒子を付着でき
るので、強酸による二酸化マンガンの溶解、残
留塩素による誘電体皮膜の損傷等の悪影響を除
去でき、安定した電気特性を得ることができ
る。
As described above, an element in which electroless plating is performed on a graphite layer to which palladium powder of the present invention is added can (i) be removed without being immersed in a strongly acidic aqueous solution such as aqueous solution of stannous chloride or palladium chloride; Since palladium particles can be attached to the graphite paste, adverse effects such as dissolution of manganese dioxide caused by strong acids and damage to the dielectric film caused by residual chlorine can be removed, and stable electrical characteristics can be obtained.

(ii) 塩化パラジウム水溶液に浸漬してグラフアイ
トペースト上にパラジウムを物理吸着させる従
来方法に較べ、ペースト中の有機バインダーで
パラジウムを固定できるので、無電解メツキ皮
膜とグラフアイトペーストとの接着力がはるか
に強くなる。
(ii) Compared to the conventional method of physically adsorbing palladium onto graphite paste by immersing it in an aqueous palladium chloride solution, palladium can be fixed with the organic binder in the paste, which increases the adhesive strength between the electroless plating film and graphite paste. become much stronger.

(iii) 銀ペースト層を介在させないで、はんだ層を
形成しているので、はんだ層の剥離、銀喰わ
れ、はんだ浴浸漬時のtanδの劣化、湿気雰囲気
中での銀のマイグレーシヨンによる素子の破壊
等が解消でき、耐熱、耐湿性の優れた固体電解
コンデンサを得ることができる。
(iii) Since the solder layer is formed without intervening a silver paste layer, there are no problems such as peeling of the solder layer, silver eating, deterioration of tan δ when immersed in a solder bath, and element damage due to silver migration in a humid atmosphere. Breakage, etc. can be eliminated, and a solid electrolytic capacitor with excellent heat resistance and moisture resistance can be obtained.

なお陽極体はタンタルに限らずニオブ、アルミ
ニウム等の金属を用いてもよいことは勿論であ
る。
It goes without saying that the anode body is not limited to tantalum, and metals such as niobium and aluminum may also be used.

【図面の簡単な説明】[Brief explanation of drawings]

第1図A,Bは従来の非外装型チツプタンタル
コンデンサの断面図。第2図は本発明例の非外装
型チツプタンタルコンデンサの断面図。第3図
A,Bは従来の非外装型チツプタンタルコンデン
サのtanδのはんだ耐熱特性を示す図。第4図は本
発明例の非外装型チツプタンタルコンデンサのは
んだ耐熱特性を示す図。 1……陽極体、1a……タンタルリード、2…
…陽極酸化皮膜(図示省略)、3……二酸化マン
ガン層(図示省略)、4……グラフアイト層、1
4……(パラジウム入り)グラフアイト層、5,
15……メツキ層、6……銀ペースト層、7,1
7……はんだ層、8,18……板状リード。
FIGS. 1A and 1B are cross-sectional views of conventional non-external chip tantalum capacitors. FIG. 2 is a sectional view of a non-exposed chip tantalum capacitor according to an example of the present invention. FIGS. 3A and 3B are diagrams showing the solder heat resistance characteristics of tan δ of a conventional non-sheathed chip tantalum capacitor. FIG. 4 is a diagram showing the solder heat resistance characteristics of the non-exposed chip tantalum capacitor according to the present invention. 1...Anode body, 1a...Tantalum lead, 2...
...Anodized film (not shown), 3...Manganese dioxide layer (not shown), 4...Graphite layer, 1
4... (palladium-containing) graphite layer, 5,
15...Plated layer, 6...Silver paste layer, 7,1
7...Solder layer, 8, 18...Plate lead.

Claims (1)

【特許請求の範囲】 1 導出する陽極リードを有する弁作用金属から
なる陽極体に順次、酸化皮膜層、半導体層、グラ
フアイト層、メツキ層、はんだ層を形成する工程
からなる固体電解コンデンサの製造方法におい
て、前記グラフアイト層を樹脂とグラフアイト粉
末、水または有機溶剤とからなるグラフアイトペ
ーストにパラジウム粉末を混合した混合物を被着
し、乾燥して形成させることを特徴とする固体電
解コンデンサの製造方法。 2 前記パラジウム粉末の粒径を10ミクロン以下
としたことを特徴とする特許請求の範囲第1項記
載の固体電解コンデンサの製造方法。 3 前記パラジウム含有量が重量比で0.5%〜5
%であることを特徴とする特許請求の範囲第1項
記載の固体電解コンデンサの製造方法。
[Claims] 1. Manufacturing of a solid electrolytic capacitor comprising the steps of sequentially forming an oxide film layer, a semiconductor layer, a graphite layer, a plating layer, and a solder layer on an anode body made of a valve metal having an anode lead to be led out. In the method, the graphite layer is formed by depositing a mixture of palladium powder on a graphite paste made of resin, graphite powder, water or an organic solvent, and drying the mixture. Production method. 2. The method for manufacturing a solid electrolytic capacitor according to claim 1, wherein the palladium powder has a particle size of 10 microns or less. 3 The palladium content is 0.5% to 5 by weight ratio
% of the solid electrolytic capacitor according to claim 1.
JP1641484A 1984-01-31 1984-01-31 Method of producing solid electrolytic condenser Granted JPS60160606A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1641484A JPS60160606A (en) 1984-01-31 1984-01-31 Method of producing solid electrolytic condenser

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1641484A JPS60160606A (en) 1984-01-31 1984-01-31 Method of producing solid electrolytic condenser

Publications (2)

Publication Number Publication Date
JPS60160606A JPS60160606A (en) 1985-08-22
JPH0211009B2 true JPH0211009B2 (en) 1990-03-12

Family

ID=11915575

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1641484A Granted JPS60160606A (en) 1984-01-31 1984-01-31 Method of producing solid electrolytic condenser

Country Status (1)

Country Link
JP (1) JPS60160606A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3405297B2 (en) 1999-11-30 2003-05-12 株式会社村田製作所 Non-reciprocal circuit device, non-reciprocal circuit and communication device

Also Published As

Publication number Publication date
JPS60160606A (en) 1985-08-22

Similar Documents

Publication Publication Date Title
US5036434A (en) Chip-type solid electrolytic capacitor and method of manufacturing the same
JPS62293608A (en) Manufacture of solid electrolytic capacitor
JPH0722288A (en) Solid electrolytic capacitor and production thereof
JPH0211009B2 (en)
JPH037137B2 (en)
JP2504182B2 (en) Solid electrolytic capacitor
JP2973504B2 (en) Chip type solid electrolytic capacitor
JP2522405B2 (en) Chip type solid electrolytic capacitor
JP3104456B2 (en) Manufacturing method of chip-shaped solid electrolytic capacitor
JPS6032340B2 (en) How to manufacture ceramic capacitors
JPS6132808B2 (en)
JPS60160607A (en) Method of producing solid electrolytic condenser
JP2748490B2 (en) Solid electrolytic capacitor and method of manufacturing the same
TWI760706B (en) Electronic component packaging structure and manufacturing method thereof
JP2621211B2 (en) Method for manufacturing solid electrolytic capacitor
JPH0511408B2 (en)
JPH05129105A (en) Chip varistor
JPS59219924A (en) Method of producing solid electrolytic condenser
JPS646530B2 (en)
JPS61285711A (en) Making of solid electrolytic capacitor
JPS634329B2 (en)
JPH04279019A (en) Solid electrolytic capacitor housed in metallic case
JPH06325974A (en) Formation of electrode of electronic component
JPS58200523A (en) Method of producing solid electrolytic condenser
JPH039508A (en) Solid-state electrolytic capacitor