Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPH0257336B2 - - Google Patents
[go: Go Back, main page]

JPH0257336B2 - - Google Patents

Info

Publication number
JPH0257336B2
JPH0257336B2 JP10969181A JP10969181A JPH0257336B2 JP H0257336 B2 JPH0257336 B2 JP H0257336B2 JP 10969181 A JP10969181 A JP 10969181A JP 10969181 A JP10969181 A JP 10969181A JP H0257336 B2 JPH0257336 B2 JP H0257336B2
Authority
JP
Japan
Prior art keywords
growth
layer
inp
temperature
shows
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP10969181A
Other languages
Japanese (ja)
Other versions
JPS5810820A (en
Inventor
Kenshin Taguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56109691A priority Critical patent/JPS5810820A/en
Publication of JPS5810820A publication Critical patent/JPS5810820A/en
Publication of JPH0257336B2 publication Critical patent/JPH0257336B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2901Materials
    • H10P14/2907Materials being Group IIIA-VA materials
    • H10P14/2909Phosphides
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/26Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using liquid deposition
    • H10P14/263Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using liquid deposition using melted materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/26Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using liquid deposition
    • H10P14/265Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using liquid deposition using solutions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34Deposited materials, e.g. layers
    • H10P14/3402Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3414Deposited materials, e.g. layers characterised by the chemical composition being group IIIA-VIA materials
    • H10P14/3418Phosphides
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34Deposited materials, e.g. layers
    • H10P14/3402Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3414Deposited materials, e.g. layers characterised by the chemical composition being group IIIA-VIA materials
    • H10P14/3421Arsenides

Landscapes

  • Light Receiving Elements (AREA)
  • Liquid Deposition Of Substances Of Which Semiconductor Devices Are Composed (AREA)
  • Semiconductor Lasers (AREA)
  • Led Devices (AREA)

Description

【発明の詳細な説明】 本発明はInP基板上にIn1xGaxAs、In1xGax
AsyP1yおよびInP等のエピタキシヤル結晶層を
得るための液相エピタキシヤル(LPE)成長法
に関するものである。
[Detailed Description of the Invention] The present invention provides In 1 - x Ga x As, In 1 - x Ga x
This invention relates to a liquid phase epitaxial (LPE) growth method for obtaining epitaxial crystal layers such as As y P 1 - y and InP.

化合物半導体の多層液相エピタキシヤル成長は
光通信用発光・受光素子である半導体レザー(以
下LDと呼ぶ)、発光ダイオード(以下LEDと呼
ぶ)、アバランシ・フオトダイオード(以下APD
と呼ぶ)、フオトダイオード(以下PDと呼ぶ)等
の素子を得るための重要な成長方法であり、欠陥
の少ない高品質な成長方法の確立が望まれてお
り、活発に研究・開発が進められている。例えば
半導体レーザの発振波長は0.8μmから1.6μm城の
もの、例えばGaAs―GaAlAs系あるいはInP―
InGaAsP系の半導体レーザの研究開発が主流で
ある。また、GaAs―GaAlAs系LDの主な発振波
長0.8μmから0.87μmに対する光検出器としてはSi
単結晶を用いたPDあるいはAPDが広く実用され
ているが、Si材料では1μm波長以上の光を検出す
ることは吸収係数が小さくなるために実用上困難
であり、光フアイバーの伝送損失の低い1.1μm〜
1.6μm波長域では使用することができない。また
1.1μm以上の波長用としてはGa―APDがあるが
暗電流と過剰雑音が大きいため、必ずしも光通信
用として最適な光検出器ではない。このため、
―族化合物半導体等によるPDあるいはAPDが
要求されており、InGaAs、InGaAsP、GaAlSb、
GaAlAsSP、GaSp等による試作報告例がある。
Multilayer liquid-phase epitaxial growth of compound semiconductors is used in semiconductor lasers (hereinafter referred to as LDs), light emitting diodes (hereinafter referred to as LEDs), and avalanche photodiodes (hereinafter referred to as APDs), which are light-emitting and light-receiving devices for optical communications.
It is an important growth method for obtaining elements such as photodiodes (hereinafter referred to as PD) and photodiodes (hereinafter referred to as PD), and it is desired to establish a high-quality growth method with fewer defects, and research and development is actively progressing. ing. For example, the oscillation wavelength of a semiconductor laser is from 0.8 μm to 1.6 μm, such as GaAs-GaAlAs or InP-
Research and development of InGaAsP-based semiconductor lasers is the mainstream. In addition, Si is used as a photodetector for the main oscillation wavelength of 0.8μm to 0.87μm of GaAs-GaAlAs LD.
PDs or APDs using single crystals are widely used in practice, but it is difficult to detect light with a wavelength of 1 μm or more using Si materials due to the small absorption coefficient. μm~
It cannot be used in the 1.6μm wavelength range. Also
Ga-APDs are available for wavelengths over 1.1 μm, but they have large dark currents and excessive noise, so they are not necessarily the best photodetectors for optical communications. For this reason,
- PD or APD using group compound semiconductors, etc. is required, and InGaAs, InGaAsP, GaAlSb,
There are reports of prototype production using GaAlAsSP, GaSp, etc.

従来から行なわれているInP基板上へのIn1x
GaxAsyP1y液相エピタキシヤル成長において
は、特に除冷法にて、厚膜成長を行なうと、成長
厚方向に組成変化がしばしば生じる。これに伴つ
て格子定数も変化するために極端な場合には上記
組成ずれを起した厚膜In1xGaxAsyP1y層上に
InPのエピタキシヤル成長ができなくてダブル・
ヘテロ構造を構成できない。特に1〜2μm厚程度
のIn1xGaxAsyP1yを必要とするLEDにおいて
は、上記組成ずれが起ると発光効率が低下するこ
と等が認められており、より優れた結晶成長技術
の確立が望まれている。またIn1xGaxAs上に
In1xGaxAsyP1yあるいはInP層をLPE成長す
るとしばしばIn1xGaxAsとの界面でメルトバツ
ク現像が生じ平坦な界面が得られないこと等が報
告されており安定した成長方法の確立が望まれて
いる。
In 1 - x on the conventional InP substrate
Ga x As y P 1 - y In liquid phase epitaxial growth, when a thick film is grown, particularly by slow cooling, compositional changes often occur in the direction of the growth thickness. Along with this, the lattice constant also changes, so in extreme cases, on the thick In 1 - x Ga x As y P 1 - y layer that has the above compositional deviation.
InP epitaxial growth is not possible and double
Cannot form a heterostructure. In particular, in LEDs that require In 1 - x Ga x As y P 1 - y with a thickness of about 1 to 2 μm, it has been recognized that the luminous efficiency decreases when the above composition deviation occurs, and it is possible to Establishment of crystal growth technology is desired. Also on In 1x Ga x As
It has been reported that when In 1 - x Ga x As y P 1 - y or InP layers are grown by LPE, meltback development often occurs at the interface with In 1 - x Ga x As, making it impossible to obtain a flat interface. It is desired to establish a growth method that allows for growth.

本発明の目的は上記した様なLD、LED、
APD、PD、等用ウエーハとして特に厚膜を必要
とする化合物半導体の多層液相エピタキシヤル成
長方法を工夫して成長速度を早めることにより欠
陥が少なくて均一性のよい高品質エピタキシヤル
成長層を形成するものである。
The purpose of the present invention is to provide the above-mentioned LD, LED,
By devising a multilayer liquid-phase epitaxial growth method for compound semiconductors that require particularly thick films for APD, PD, etc. wafers and accelerating the growth rate, we can produce high-quality epitaxial growth layers with fewer defects and good uniformity. It is something that forms.

本発明の液相エピタキシヤル成長方法は、飽和
溶液温度で成長用溶液にInP基板を接触せしめ、
次いで降温しながらInP基板上にIn1xGaxAsy
P1y(0≦x0.47、0≦y≦1)をエピタキシ
ヤル成長する方法において成長温度を、飽和溶液
温度からこの飽和溶液温度よりも12〜20℃低い温
度まで1℃/分の降下速度で降下させ、次いで
0.5℃/分以下の降温速度で降温しながらエピタ
キシヤル成長する点に特徴がある。
The liquid phase epitaxial growth method of the present invention involves bringing an InP substrate into contact with a growth solution at a saturated solution temperature,
Next, In 1x Ga x As y is deposited on the InP substrate while the temperature is lowered.
In the epitaxial growth method of P 1 - y (0≦x0.47, 0≦y≦1), the growth temperature is changed from the saturated solution temperature to a temperature 12 to 20°C lower than the saturated solution temperature at a rate of 1°C/min. descend at descending speed, then
It is characterized by epitaxial growth while decreasing the temperature at a rate of 0.5°C/min or less.

次に、本発明の優れた利点について一実施例に
もとずいて説明する。第1図は本発明の骨子をな
す実施例を示す。第1図は、615℃のIn溶液に、
Ga、As、P、をこの温度における飽和量を含
み、この成長用溶液を用いて急冷温度を変化して
除冷に移行したき成長を行なつた場合の成長速度
を示す。ここでの成長速度はエピタキシヤル成長
層厚を成長時間の平方で割つた値であり、よく知
られている様に、実験を行つた範囲(数秒〜数
100秒)では成長層厚dと成長時間tの間にはd
∝√の関係があり拡散律速で成長が進行してお
り単位時間当りの成長率(d/√)をあらわし
ている。この図から成長温度を飽和温度からさげ
ることにより成長速度が増加し、その温度差17℃
程度において極大値を有し、それ以上に成長温度
を上げると逆に成長速度が減少していることが示
され、成長速度の大きな領域が飽和温度より12〜
20℃の範囲にあることがわかる。
Next, the advantages of the present invention will be explained based on one embodiment. FIG. 1 shows an embodiment forming the gist of the present invention. Figure 1 shows that in In solution at 615℃,
It shows the growth rate when growth is performed using this growth solution, changing the quenching temperature and transitioning to slow cooling, including the saturated amounts of Ga, As, and P at this temperature. The growth rate here is the value obtained by dividing the epitaxial growth layer thickness by the square of the growth time.
100 seconds), the difference between the growth layer thickness d and the growth time t is d.
There is a relationship of ∝√, and growth progresses at a rate of diffusion, and represents the growth rate (d/√) per unit time. This figure shows that the growth rate increases by lowering the growth temperature from the saturation temperature, and the temperature difference is 17℃.
It is shown that the growth rate has a local maximum value, and when the growth temperature is increased beyond that, the growth rate decreases, and the region of high growth rate is 12 to
It can be seen that the temperature is in the range of 20℃.

次に、波長1.3μmのLEDを形成する多層構造液
相エピタキシヤル成長を例に、従来方法と比較し
て説明する。第2図に615℃飽和溶液を用いて、
0.2℃/分の冷却速度で成長を行つたウエーハの
概略断面を示す。成長用ボードは横型スライドボ
ードで成長用溶液を少くとも3ケ有している。従
来の方法においては、615℃飽和温度で1時間程
度保持後、0.2℃/分で冷却を開始し、613℃にた
つしたらすみやかにn+―InP基板11をInPバツ
フアー層成長用溶液下に移動することによりn+
―InPバツフアー層12を成長する。次に610℃
にたつしたら615℃でIn溶液にGa、As、及びP
が一定飽和量仕込まれた溶液下に、前記InP基板
11を移行することによりn+―InPバツフアー層
12の成長を停止し、ひき続き波長1.3μm相当の
n型In1xGaxAsyP1y層13を成長する。ここ
で5分程度成長することにより1〜2μm程度の
In1xGaxAsyP1y層13を成長後、P+―InP成
長用溶液下にInP基板を移行し、P+―InP層を
In1xGaxAsyP1y層13上に所定時間保持して
2μm程度のP+―nP層14を形成する。上記の様
にして作製したウエーハの格子定数を(004)反
射のX線を用いて、いわゆるX線ロツキンカーブ
を測定した結果を第3図に示す。第3図において
横軸は上記の様にして作製した試料の回転角θで
あり、縦軸は相対強度を示し、SiはInPの格子定
数に、S2は上記In1xGaxAsyP1y層13の格子
定数に対応しており、このS1とS2の差が格子定数
のずれに対応している。
Next, a comparison with a conventional method will be explained using a multilayer structure liquid phase epitaxial growth to form an LED with a wavelength of 1.3 μm as an example. Using a 615℃ saturated solution in Figure 2,
A schematic cross-section of a wafer grown at a cooling rate of 0.2°C/min is shown. The growth board is a horizontal slide board containing at least three growth solutions. In the conventional method, after holding the saturation temperature at 615°C for about 1 hour, cooling is started at 0.2°C/min, and once the temperature reaches 613°C, the n + -InP substrate 11 is immediately moved under the InP buffer layer growth solution. By doing n +
-Grow the InP buffer layer 12. Next 610℃
Ga, As, and P are added to the In solution at 615℃.
The growth of the n + -InP buffer layer 12 is stopped by moving the InP substrate 11 under a solution containing a certain saturation amount of InP, and the growth of the n + -InP buffer layer 12 is then continued, and n-type In 1 - x Ga x As y with a wavelength of 1.3 μm is subsequently transferred. P 1 - Grow the y layer 13. By growing for about 5 minutes here, the size of about 1 to 2 μm
After growing the In 1 - x Ga x As y P 1 - y layer 13, the InP substrate is moved under the P + -InP growth solution, and the P + -InP layer is grown.
In 1x Ga x As y P 1 ― Hold on the y layer 13 for a predetermined time.
A P + -nP layer 14 of about 2 μm is formed. FIG. 3 shows the results of measuring the so-called X-ray Lockkin curve of the lattice constant of the wafer produced as described above using (004) reflected X-rays. In Fig. 3, the horizontal axis is the rotation angle θ of the sample prepared as described above, the vertical axis is the relative strength, Si is the lattice constant of InP, and S 2 is the above In 1 - x Ga x As y P 1 - corresponds to the lattice constant of the y layer 13, and the difference between S 1 and S 2 corresponds to the shift in the lattice constant.

第4図に本発明の成長方法により1.3μm波長
LED用、多層液相エピタキシヤル成長した試料
のX線ロツキンカーブを測定した結果を示す。成
長方法は、615℃飽和溶液を用いて急冷を行ない、
急冷開始後n+―InP基板上にn+InPバツフアー層
を成長し、600℃にたつしたならば降下温度は0.2
℃/分に移行して、このときIn1xGaxAsyP1y
層を40秒程度成長することにより1.5μm程度の
In1xGaxAsyP1y層を得、ひきつづきP+―InP
層を2μm程度所定時間により成長した試料であ
る。構造的には第2図と同様である。第4図中
S1、S2は第3図同様InP及びIn1xGaxAsyP1y
層の格子定数に対応しており、第3図と第4図を
比較するとS2の形状が、従来方法と較べ、本発明
の方法による試料の方が相対強度の半値幅が狭く
なつていることがわかる。これは、従来方法によ
ると成長時間も長く成長温度変化を伴つた成長で
あるのと比較して本発明の方法によると40秒程度
と短い時間で温度変化の少ない成長により1〜
2μm程度の厚膜成長が可能になつているために、
In1xGaxAsyP1y層の組成変動の少ない均一な
成長層が得られていることを示しており、高品質
の結晶層が得られる。
Figure 4 shows a 1.3 μm wavelength grown by the growth method of the present invention.
The results of measuring the X-ray Lockkin curve of a multilayer liquid-phase epitaxially grown sample for LED use are shown. The growth method involves rapid cooling using a saturated solution at 615°C.
After the start of rapid cooling, if an n + InP buffer layer is grown on the n + -InP substrate and the temperature reaches 600℃, the temperature drop will be 0.2
℃/min, at this time In 1x Ga x As y P 1y
By growing the layer for about 40 seconds, a layer of about 1.5 μm is formed.
In 1x Ga x As y P 1 ― obtains the y layer, followed by P + ―InP
This is a sample in which a layer of approximately 2 μm is grown over a predetermined period of time. The structure is similar to that shown in FIG. In Figure 4
S 1 and S 2 are InP and In 1 - x Ga x As y P 1 - y as in Fig. 3
This corresponds to the lattice constant of the layer, and when comparing Figures 3 and 4, the shape of S 2 shows that the half width of the relative intensity is narrower in the sample prepared by the method of the present invention than in the conventional method. I understand that. This is because compared to the conventional method, which requires a long growth time and growth temperature changes, the method of the present invention allows for growth in a short time of about 40 seconds and with little temperature change.
Because thick film growth of about 2 μm is now possible,
This shows that a uniformly grown layer with little compositional variation in the In 1 - x Ga x As y P 1 - y layer was obtained, and a high-quality crystal layer was obtained.

また別の一実施例として、In1xGaxAs光検出
器用として高量子効率等の点でダブルヘテロ構造
が望ましく、これを成すべく多層液相成長した例
である。第5図に、本発明の方法により、つまり
615℃飽和溶液を用いて15℃の急冷後、0.2℃/分
程度の除冷降下により液相成長した試料の横断面
を示す。成長手順としては、上記したと同様の方
法によりn+―InP基板21上にn+―InPバツフア
ー層22を成長後In1xGaxAs層23を所定時間
成長行ない3μm程度の層厚を得たのち、波長
1.3μm相当組成のn型In1xGaxAsyP1y層24
を所定時間成長を行ない0.5μm程度得、次にn型
InP層25を所定時間成長することにより3〜
4μm程度得たものである。本実施例においては
In1xGaxAsとIn1xGaxAsyP1y界面はきわめ
て平坦である。一方従来方法によるIn1xGaxAs
上への1.3μm波長相当In1xGaxAsyP1yをLPE
成長した例は第6図に示した如く、0.2〜0.6μm程
度の凹凸が生じていた。第6図は、層構造として
は第5図と同様であり、成長方法としては、第2
図で示した実施例と同様なプログラムにより、
n+―InP基板31上にn+―InPバツフアー層32
を成長後、n型In1xGaxAs層を所定時間LPE成
長することにより3μm程度得、次に波長1.3μm相
当組成のn型In1xGaxAsyP1y層を1μm程度
LPE成長した後、n型InP層を3〜4μm程度得た
ものである。
Another example is an example in which a double heterostructure is desirable for an In 1 - x Ga x As photodetector in terms of high quantum efficiency, etc., and multilayer liquid phase growth is performed to achieve this. FIG. 5 shows that by the method of the present invention, that is,
This figure shows a cross section of a sample grown in liquid phase using a saturated solution at 615°C, rapidly cooled to 15°C, and then slowly cooled down at a rate of about 0.2°C/min. As for the growth procedure, after growing an n + -InP buffer layer 22 on an n + -InP substrate 21 by the same method as described above, an In 1 - x Ga x As layer 23 is grown for a predetermined period of time to a layer thickness of about 3 μm. After obtaining the wavelength
N-type In 1 - x Ga x As y P 1 - y layer 24 with a composition equivalent to 1.3 μm
was grown for a specified period of time to obtain a thickness of about 0.5 μm, and then an n-type
By growing the InP layer 25 for a predetermined time,
About 4 μm was obtained. In this example
The In 1 - x Ga x As and In 1 - x Ga x As y P 1 - y interfaces are extremely flat. On the other hand, In 1x Ga x As by conventional method
1.3μm wavelength equivalent In 1x Ga x As y P 1y to LPE
As shown in FIG. 6, the grown example had irregularities of about 0.2 to 0.6 μm. The layer structure in Figure 6 is the same as that in Figure 5, and the growth method is the same as in Figure 5.
By a program similar to the example shown in the figure,
n + -InP buffer layer 32 on n + -InP substrate 31
After growing, an n-type In 1 - x Ga x As layer is grown by LPE for a predetermined time to obtain a thickness of about 3 μm, and then an n-type In 1 - x Ga x As y P 1 - y layer with a composition corresponding to a wavelength of 1.3 μm is grown. Approximately 1μm
After LPE growth, an n-type InP layer with a thickness of about 3 to 4 μm was obtained.

以上説明た様に、本発明の成長方法によれば成
長速度が速いため成長中に成長層に働く摂動が少
なくてすむ。したがつてInP基板上に、特に
In1xGaxAsyP1y層の組成変動の少ない平坦な
高品質エピタキシヤル層を得ることが可能であ
り、良品質な多層構造液相エピタキシヤル成長が
可能となる。
As explained above, according to the growth method of the present invention, since the growth rate is fast, less perturbation acts on the growth layer during growth. Therefore, on InP substrates, especially
It is possible to obtain a flat, high-quality epitaxial layer with little compositional variation in the In 1 - x Ga x As y P 1 - y layer, and it is possible to achieve high-quality liquid phase epitaxial growth of a multilayer structure.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の骨子をなす実施例であり、横
軸に飽和温度からの急冷温度差を示し、縦軸にそ
の急冷温度で除冷に移行したときにエピタキシヤ
ル成長した成長層の成長速度をあらわす。第2図
は、LED用ウエーハの試作例であり、11はn+
―InP基板12はn+―InPバツフアー層、13は
n型In1xGaxAs1yP1y層、14はP+―InP層
をあらわす。第3図は、従来方法により得られた
X線ロツキンカーブを示し、SiはInPのS2
In1xGaxAsyP1yの格子定数に対応した信号で
あり、第4図は、本発明により得られたX線ロツ
キンカーブを示す。S1、S2は第3図と同様であ
る。第5図は、APD、及びPD用ウエーハ試作例
であり、21はn+―InP基板、22はn+―InPバ
ツフアー層、23は、n型In1xGaxAs層、24
はn型In1xGaxAsyP1y層、25はp+型InP層
をあらわす。第6図は、従来方法によるAPD及
びPD用ウエーハ試作例であり、31はn+―InP
基板、32はn+―InPバツフアー層、33はn型
In1xGaAs層、34はn型In1xGaxAsyP1y
層、35はn型InP層をあらわす。
FIG. 1 shows an embodiment that constitutes the gist of the present invention, where the horizontal axis shows the difference in quenching temperature from the saturation temperature, and the vertical axis shows the growth of the growth layer epitaxially grown when gradual cooling is started at that quenching temperature. Represents speed. Figure 2 shows an example of a prototype wafer for LEDs, where 11 is n +
-InP substrate 12 is an n + -InP buffer layer, 13 is an n-type In 1 - x Ga x As 1 - y P 1 - y layer, and 14 is a P + -InP layer. Figure 3 shows the X-ray Rockkin curve obtained by the conventional method, Si is InP, S 2 is
This is a signal corresponding to the lattice constant of In 1 - x Ga x As y P 1 - y , and FIG. 4 shows the X-ray Lockkin curve obtained by the present invention. S 1 and S 2 are the same as in FIG. FIG. 5 shows an example of a prototype wafer for APD and PD, where 21 is an n + -InP substrate, 22 is an n + -InP buffer layer, 23 is an n-type In 1 - x Ga x As layer, and 24
represents an n-type In 1 - x Ga x As y P 1 - y layer, and 25 represents a p + type InP layer. Figure 6 shows an example of a prototype wafer for APD and PD manufactured using the conventional method, and 31 is an n + -InP wafer.
Substrate, 32 is n + -InP buffer layer, 33 is n-type
In 1 - x GaAs layer, 34 is n-type In 1 - x Ga x As y P 1 - y
Layer 35 represents an n-type InP layer.

Claims (1)

【特許請求の範囲】[Claims] 1 In1xGaxAsyP1y(0≦x0.47、0≦y
≦)成長用溶液にInP基板を接触せしめて当該
InP基板上にIn1xGaxAsyP1yを液相エピタキ
シヤル成長する方法において、成長温度を、飽和
溶液温度からこの飽和溶液温度よりも12〜20℃低
い温度まで1℃/分の速度で降下させ次いで0.5
℃/分以下の降温速度で降温しながらエピタキシ
ヤル成長を行うことを特徴とする液相エピタキシ
ヤル成長方法。
1 In 1 - x Ga x As y P 1 - y (0≦x0.47, 0≦y
≦) The InP substrate is brought into contact with the growth solution.
In a method of liquid phase epitaxial growth of In 1 - x Ga x As y P 1 - y on an InP substrate, the growth temperature is varied by 1°C/1°C from the saturated solution temperature to a temperature 12 to 20°C lower than the saturated solution temperature. then descend at a speed of 0.5 min
A liquid phase epitaxial growth method characterized by performing epitaxial growth while lowering the temperature at a temperature lowering rate of ℃/min or less.
JP56109691A 1981-07-14 1981-07-14 Liquid-phase epitaxial growing method Granted JPS5810820A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56109691A JPS5810820A (en) 1981-07-14 1981-07-14 Liquid-phase epitaxial growing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56109691A JPS5810820A (en) 1981-07-14 1981-07-14 Liquid-phase epitaxial growing method

Publications (2)

Publication Number Publication Date
JPS5810820A JPS5810820A (en) 1983-01-21
JPH0257336B2 true JPH0257336B2 (en) 1990-12-04

Family

ID=14516744

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56109691A Granted JPS5810820A (en) 1981-07-14 1981-07-14 Liquid-phase epitaxial growing method

Country Status (1)

Country Link
JP (1) JPS5810820A (en)

Also Published As

Publication number Publication date
JPS5810820A (en) 1983-01-21

Similar Documents

Publication Publication Date Title
JPH02106982A (en) Tipping-type transparent substrate optoelectronic device and its manufacturing
US20110062466A1 (en) AlxGa(1-x)As Substrate, Epitaxial Wafer for Infrared LEDs, Infrared LED, Method of Manufacturing AlxGa(1-x)As Substrate, Method of Manufacturing Epitaxial Wafer for Infrared LEDs, and Method of Manufacturing Infrared LEDs
KR20110015522A (en) A method for producing an ASA (1-V) AS substrate, an epitaxial wafer for infrared LEDs, a method for producing an IR LED, an A (A 1-X) AS substrate, a method for producing an epitaxial wafer for infrared LEDs, and a method for producing an infrared LED
KR0151137B1 (en) Dual heterotype epitaxial wafer
JPH0677580A (en) Semiconductor structure for optoelectronic component
US4218270A (en) Method of fabricating electroluminescent element utilizing multi-stage epitaxial deposition and substrate removal techniques
US4470368A (en) LPE Apparatus with improved thermal geometry
US5323027A (en) Light emitting device with double heterostructure
JPH0257336B2 (en)
RU2257640C1 (en) Light-emitting structure and method for manufacturing light- emitting structure
US4609411A (en) Liquid-phase epitaxial growth method of a IIIb-Vb group compound
US4498937A (en) Liquid phase epitaxial growth method
JPH0334848B2 (en)
JP2646927B2 (en) Method for manufacturing semiconductor optical device and light emitting diode
JPH0257335B2 (en)
JPS58107628A (en) Loquid phase epitaxial growth method
EP0197452B1 (en) Method for producing high quality epitaxial layers by molecular beam epitaxy
JP2705016B2 (en) InP-based compound semiconductor device
JPH041496B2 (en)
JPS5986281A (en) Visible light semiconductor laser
JPS5856250B2 (en) Method for manufacturing GaAlAs semiconductor device
Adamiec et al. LPE growth of Hg1-xCdxTe heterostructures using a novel tipping boat
Ludowise INDIUM-GALLIUM PHOSPHIDE-ARSENIDE DOUBLE HETEROJUNCTION LASERS AND DEFECT TUNNELING.
Tomasetta et al. III-V Semiconductor 1.06 micrometers Electro-Optic Structures.
JPH027920B2 (en)