JPH0313825B2 - - Google Patents
Info
- Publication number
- JPH0313825B2 JPH0313825B2 JP59210871A JP21087184A JPH0313825B2 JP H0313825 B2 JPH0313825 B2 JP H0313825B2 JP 59210871 A JP59210871 A JP 59210871A JP 21087184 A JP21087184 A JP 21087184A JP H0313825 B2 JPH0313825 B2 JP H0313825B2
- Authority
- JP
- Japan
- Prior art keywords
- charging
- discharging
- discharging circuit
- output
- capacitor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of DC power input into DC power output
- H02M3/02—Conversion of DC power input into DC power output without intermediate conversion into AC
- H02M3/04—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters
- H02M3/06—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using resistors or capacitors, e.g. potential divider
- H02M3/07—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Control Of Voltage And Current In General (AREA)
- Dc-Dc Converters (AREA)
Description
【発明の詳細な説明】
<技術分野>
本発明は、直流電源より低電圧を出力する
DC/DCコンバータに関する。[Detailed Description of the Invention] <Technical Field> The present invention outputs a low voltage from a DC power supply.
Regarding DC/DC converters.
<従来技術>
従来、直流電源から負荷に低電圧を供給するた
めに直流電源の電圧を下げる方法として、抵抗に
よる電圧降下を利用する方法が採用されている。
この場合の抵抗としてトランジスタを用いれば、
抵抗値が可変であるから、この抵抗値を制御する
ことにより負荷に一定電圧の出力を供給すること
ができるが、原理的に電源電流と負荷電流が等し
くなるので、非常に効率が悪い欠点がある。<Prior Art> Conventionally, as a method of lowering the voltage of a DC power supply in order to supply a low voltage from the DC power supply to a load, a method using a voltage drop caused by a resistance has been adopted.
If a transistor is used as the resistor in this case,
Since the resistance value is variable, it is possible to supply a constant voltage output to the load by controlling this resistance value, but in principle the power supply current and load current are equal, so the disadvantage is that it is very inefficient. be.
他に、直流電源の電圧を所定の電圧に下げる方
法としては、インバータとトランスとを用いる方
法や、チヨツパによる方法等があるが、このよう
に磁気の作用を利用するものでは、磁心の重量が
大で、コンバータ全体の重量が過大となる欠点が
あり、また小型のコイルは一般に効率が悪く、そ
のためコンパクトで損失の少ないコンバータを製
造することが困難である。 There are other ways to lower the voltage of the DC power supply to a predetermined voltage, such as using an inverter and transformer or using a chopper, but these methods that use magnetic action reduce the weight of the magnetic core. If the coil is large, the weight of the entire converter becomes excessive, and the efficiency of a small coil is generally low, making it difficult to manufacture a compact converter with low loss.
<発明の目的>
本発明は、上述の問題点に鑑みてなされたもの
であつて、コンデンサとダイオードとから充放電
回路を構成し、この充放電回路を組み込むするこ
とによつて、損失の少ない直流電圧の変換を行な
い、変換効率を高めるとともに、DC/DCコンバ
ータ全体の回路の簡素化を図ることを目的とす
る。<Object of the Invention> The present invention has been made in view of the above-mentioned problems, and consists of a charging/discharging circuit made up of a capacitor and a diode, and by incorporating this charging/discharging circuit, a system with low loss can be achieved. The purpose is to convert DC voltage, increase conversion efficiency, and simplify the overall circuit of the DC/DC converter.
<発明の構成>
本発明(特定発明)は、上記目的を達成するた
めに、複数段のコンデンサと、充放電用の入出力
端子に対してこれらコンデンサを互いに直列に結
合するためのダイオードと、前記入出力端子に対
してこれらコンデンサを互いに並列に結合するた
めのダイオードとを備えて充放電回路を構成し、
さらに上記の充放電回路を用い、該充放電回路
と、この充放電回路を交互に充放電させる入力側
および出力側のスイツチ手段と、前記出力側スイ
ツチ手段の出力を平滑化するタツプ付リアクトル
と、充電電流を前記タツプ付きリアクトルを通じ
て負荷に送り込むダイオードとを備えてDC/DC
コンバータを構成したものである。<Structure of the Invention> In order to achieve the above object, the present invention (specific invention) provides a plurality of stages of capacitors, diodes for connecting these capacitors in series with input/output terminals for charging and discharging, configuring a charging/discharging circuit including diodes for coupling these capacitors in parallel to the input/output terminal;
Furthermore, using the above charge/discharge circuit, the charge/discharge circuit, switch means on the input side and output side for alternately charging and discharging the charge/discharge circuit, and a reactor with a tap for smoothing the output of the output side switch means are provided. , and a diode that sends charging current to the load through the tapped reactor.
This is a converter.
また、前記特定発明に併合させる発明は、上記
目的を達成するために、複数段のコンデンサと、
充電用の入力端子に対してこれらコンデンサを互
いに直列に結合するためのダイオードと、放電用
の出力端子に対してこれらコンデンサを互いに並
列に結合するためのダイオードとを備えて充放電
回路を構成し、さらに上記の充放電回路を用い、
該充放電回路と、この充放電回路を交互に充放電
させる入力側および出力側のスイツチ手段と、前
記出力側スイツチ手段の出力を平滑化するタツプ
付リアクトルと、充電電流を前記タツプ付リアク
トルを通じて負荷に送り込むダイオードとを備え
てDC/DCコンバータを構成したものである。 In addition, the invention to be combined with the specific invention is, in order to achieve the above object, to provide a multi-stage capacitor,
A charging/discharging circuit is configured with diodes for connecting these capacitors in series with each other with respect to an input terminal for charging, and diodes for connecting these capacitors in parallel with each other with respect to an output terminal for discharging. , further using the above charge/discharge circuit,
The charging/discharging circuit, switching means on the input and output sides for alternately charging and discharging the charging/discharging circuit, a reactor with a tap for smoothing the output of the switching means on the output side, and a reactor with a tap for supplying the charging current through the reactor with the tap. This is a DC/DC converter that includes a diode that feeds into the load.
<実施例>
以下、本発明を図面に示す実施例に基づいて詳
細に説明する。<Example> Hereinafter, the present invention will be described in detail based on an example shown in the drawings.
(A) DC/DCコンバータの第1実施例に用いる充
放電回路例
第1図は本発明のDC/DCコンバータの第1
〜第3実施例に使用される充放電回路の構成を
示す回路図であつて、この充電回路Aは、複数
段のコンデンサC1,C2,C3と、充電用入
力端子1,2に対してこれらコンデンサC1,
C2,C3を直列に結合するためのダイオード
D12,D22と、放電時出力端子1,2に対
して前記コンデンサC1,C2,C3を互いに
並列に結合するためのダイオードD11,D2
1,D13,D23とを備える。前記複数段の
コンデンサC1,C2,C3はこの実施例では
3段で、ともにほぼ同じ容量を有する。しかし
て第1段コンデンサC1の正端子(正極+)が
充電用の入力正端子と充電用の出力正端子とを
兼ね(以下、入出力正端子1という)、最終段
である第3段コンデンサC3の負端子(負極
−)が充電用入力負端子と充電用出力負端子と
を兼ねている(以下、入出力負端子2という)。(A) Example of charging/discharging circuit used in the first embodiment of the DC/DC converter Figure 1 shows the first embodiment of the DC/DC converter of the present invention.
~ This is a circuit diagram showing the configuration of a charging/discharging circuit used in the third embodiment, and this charging circuit A has multiple stages of capacitors C1, C2, C3 and charging input terminals 1, 2. capacitor C1,
Diodes D12 and D22 for connecting C2 and C3 in series, and diodes D11 and D2 for connecting the capacitors C1, C2 and C3 in parallel with each other to output terminals 1 and 2 during discharge.
1, D13, and D23. In this embodiment, the plural stages of capacitors C1, C2, and C3 are three stages, and all have approximately the same capacitance. Therefore, the positive terminal (positive electrode +) of the first stage capacitor C1 serves as the positive input terminal for charging and the positive output terminal for charging (hereinafter referred to as input/output positive terminal 1), and the third stage capacitor C1, which is the final stage, The negative terminal (negative electrode -) of C3 serves as both a charging input negative terminal and a charging output negative terminal (hereinafter referred to as input/output negative terminal 2).
前記入出力正負両端子1,2に対してこれら
コンデンサC1,C2,C3を直列に結合する
ためのダイオードD12,D22は、前段のコ
ンデンサの負端子と次段のコンデンサの正端子
との間にそれぞれ順方向に接続されている。即
ち、ダイオードD12は第1段コンデンサC1
の負端子と第2段コンデンサC2の正端子との
間に、またダイオードD22は第2段コンデン
サC2の負端子と第3段コンデンサC3の正端
子との間にそれぞれ接続されている。 Diodes D12 and D22 for connecting these capacitors C1, C2, and C3 in series with both the positive and negative input and output terminals 1 and 2 are connected between the negative terminal of the previous stage capacitor and the positive terminal of the next stage capacitor. Each is connected in the forward direction. That is, the diode D12 is connected to the first stage capacitor C1.
and the positive terminal of the second stage capacitor C2, and the diode D22 is connected between the negative terminal of the second stage capacitor C2 and the positive terminal of the third stage capacitor C3.
また、前記入出力正負両端子1,2に対して
前記コンデンサC1,C2,C3を互いに並列
に結合するためのダイオードD11,D21,
D13,D23は、前段のコンデンサの正端子
と次段のコンデンサの正端子との間、および前
段のコンデンサの負端子と次段のコンデンサの
負端子との間にそれぞれ接続されている。即
ち、ダイオードD11は第1段コンデンサC1
の正端子と第2段コンデンサC2の正端子の間
に接続され、ダイオードD21は第2図コンデ
ンサC2の正端子と第3段コンデンサC3の正
端子との間に接続され、またダイオードD13
は第1段コンデンサC1の負端子と第2段コン
デンサC2の負端子との間に接続され、ダイオ
ードD23は第2段コンデンサC2の負端子と
第3段コンデンサC3の負端子との間に接続さ
れている。 Further, diodes D11, D21, for connecting the capacitors C1, C2, C3 in parallel to both the input/output positive and negative terminals 1, 2,
D13 and D23 are respectively connected between the positive terminal of the previous stage capacitor and the positive terminal of the next stage capacitor, and between the negative terminal of the previous stage capacitor and the negative terminal of the next stage capacitor. That is, the diode D11 is connected to the first stage capacitor C1.
The diode D21 is connected between the positive terminal of the capacitor C2 in FIG. 2 and the positive terminal of the third stage capacitor C3, and the diode D13
is connected between the negative terminal of the first stage capacitor C1 and the negative terminal of the second stage capacitor C2, and the diode D23 is connected between the negative terminal of the second stage capacitor C2 and the negative terminal of the third stage capacitor C3. has been done.
上記構成において、充電に当たつては入出力
正負両端子1,2に直流電源3を接続し、充電
電流を第1段コンデンサC1の正端子から第3
段コンデンサC3の負端子へ流す。このときコ
ンデンサC1〜C3間に直列に接続されたダイ
オードD12,D22は充電電流に対して順方
向となり、他のダイオードD11,D21,D
13,D23はすべて充電電流に対して逆方向
となつて、コンデンサC1〜C3は直列に充電
される。各コンデンサC1〜C3に流れるコン
デンサ電流は電源電流Iと等しく、入出力端子
1,2間に現われる電圧は各コンデンサC1〜
C3の端子間電圧の3倍になる。 In the above configuration, when charging, the DC power supply 3 is connected to both the input and output positive and negative terminals 1 and 2, and the charging current is transferred from the positive terminal of the first stage capacitor C1 to the third stage capacitor C1.
It flows into the negative terminal of stage capacitor C3. At this time, the diodes D12 and D22 connected in series between the capacitors C1 and C3 are in the forward direction with respect to the charging current, and the other diodes D11, D21, D
13 and D23 are all in the opposite direction to the charging current, and the capacitors C1 to C3 are charged in series. The capacitor current flowing through each capacitor C1 to C3 is equal to the power supply current I, and the voltage appearing between input and output terminals 1 and 2 is
This is three times the voltage between the terminals of C3.
放電は、入出力正負両端子1,2間に負荷4
を接続することによつて行なう。第1段コンデ
ンサC1の放電電流Ic1はダイオードD13,
D23を通じて流れ、第2段コンデンサC2の
放電電流Ic2はダイオードD11,D23を、
また第3段コンデンサC3の放電電流Ic3はダ
イオードD11,D21を流れる。このときコ
ンデンサC1〜C3間に直列に接続されたダイ
オードD12,D22は、放電電流に対して逆
方向となる。このようにしてコンデンサC1〜
C3は並列に放電し、負荷電流はそれぞれのコ
ンデンサC1〜C3の放電電流の和となり、負
荷電圧はそれぞれのコンデンサC1〜C3の充
電電圧にほぼ等しくなる。 Discharge occurs when a load 4 is placed between the input/output positive and negative terminals 1 and 2.
This is done by connecting. The discharge current Ic 1 of the first stage capacitor C1 is connected to the diode D13,
The discharge current Ic 2 of the second stage capacitor C2 flows through the diodes D11 and D23,
Further, the discharge current Ic 3 of the third stage capacitor C3 flows through the diodes D11 and D21. At this time, the diodes D12 and D22 connected in series between the capacitors C1 to C3 have a direction opposite to the discharge current. In this way, capacitor C1~
C3 are discharged in parallel, the load current is the sum of the discharge currents of the respective capacitors C1 to C3, and the load voltage is approximately equal to the charging voltage of each of the capacitors C1 to C3.
なお、上記回路においては、最終段コンデン
サである第3段コンデンサC3の正端子と第1
段コンデンサC1の負端子との間に直流電源電
圧を印加することによつて、各コンデンサC1
〜C3を並列に充電することもできる。 In the above circuit, the positive terminal of the third stage capacitor C3, which is the final stage capacitor, and the first
By applying a DC power supply voltage between the negative terminal of each stage capacitor C1, each capacitor C1
~C3 can also be charged in parallel.
第2図は上記充放電回路Aを用いたDC/DC
コンバータの回路図であり、この回路は、後述
する本発明の第1実施例のDC/DCコンバータ
の基本となるものであり、第1実施例に先立つ
て第2図の回路について動作説明を行う。な
お、この第2図では、充放電回路A内部の回路
構成は、省略している。充放電回路Aの入出力
正端子1には入力スイツチング素子S1を介し
て直流3の正端子が接続され、またこの入出力
正端子1は出力スイツチング素子S2およびリ
アクトル5を介して負荷4の正端子に接続され
ている。充放電回路Aの入出力負端子2はダイ
オードD4を介して前記リアクトル5の入力側
に接続するとともに、ダイオードD5を介して
負荷4の負端子および直流電源3の負端子に接
続している。 Figure 2 shows DC/DC using the above charge/discharge circuit A.
This is a circuit diagram of a converter, and this circuit is the basis of the DC/DC converter of the first embodiment of the present invention, which will be described later. Prior to the first embodiment, the operation of the circuit of FIG. 2 will be explained. . In addition, in this FIG. 2, the circuit configuration inside the charging/discharging circuit A is omitted. The input/output positive terminal 1 of the charging/discharging circuit A is connected to the positive terminal of the DC 3 via the input switching element S1, and the input/output positive terminal 1 is connected to the positive terminal of the load 4 via the output switching element S2 and the reactor 5. connected to the terminal. The input/output negative terminal 2 of the charging/discharging circuit A is connected to the input side of the reactor 5 via a diode D4, and is also connected to the negative terminal of the load 4 and the negative terminal of the DC power source 3 via a diode D5.
上記構成において、今、入力スイツチング素
子S1がオンで、出力スイツチング素子S2が
オフであると、充放電回路Aの各コンデンサC
1〜C3は直流電源3によつて直列に充電さ
れ、同時にその充電電流はダイオードD4およ
びリアクトル5を通じて負荷4に供給される。
次に入力スイツチング素子S1がオフで、出力
スイツチング素子S2がオンであると、電源電
流は流れず、充放電回路Aの放電電流が負荷4
に供給される。 In the above configuration, if the input switching element S1 is now on and the output switching element S2 is off, each capacitor C of the charging/discharging circuit A
1 to C3 are charged in series by the DC power supply 3, and at the same time, the charging current is supplied to the load 4 through the diode D4 and the reactor 5.
Next, when the input switching element S1 is off and the output switching element S2 is on, the power supply current does not flow and the discharge current of the charging/discharging circuit A flows to the load 4.
is supplied to
入出力両スイツチング素子S1,S2のオ
ン/オフ動作による前記充放電回路Aの充電期
間と、放電期間との時間比を1:3とし、非常
に短い周期で両期間を繰り返すと、充放電回路
Aの各コンデンサC1〜C3の充放電量は互い
に等しくなり、そのコンデンサ電圧は直流電源
電圧ESのほぼ4分の1(ES/4)の一定値とな
り、負荷電圧も直流電源電圧ESのほぼ4分の1
になる。電源電流が流れる期間は、放電期間の
3分の1の長さで、両スイツチング素子S1,
S2がオン/オフを繰り返す1周期の4分の1
であるから、抵抗による電圧降下を利用する
DC/DC変換の方法に比べ、消費電力が少なく
効率が高い。 If the time ratio between the charging period and the discharging period of the charging/discharging circuit A due to the on/off operation of both input/output switching elements S1 and S2 is set to 1:3, and both periods are repeated at a very short cycle, the charging/discharging circuit The charging and discharging amounts of each capacitor C1 to C3 in A are equal to each other, the capacitor voltage is a constant value of approximately one-fourth (E S /4) of the DC power supply voltage E S , and the load voltage is also equal to the DC power supply voltage E S almost a quarter of
become. The period during which the power supply current flows is one third of the discharge period, and both switching elements S1,
1/4 of one period in which S2 repeats on/off
Therefore, use the voltage drop due to resistance
Compared to DC/DC conversion methods, it consumes less power and is more efficient.
また、上記充放電回路Aの放電電圧は電源電
圧Esの4分の1、即ち、コンデンサの段数の逆
数となるから、充放電回路Aのコンデンサの段
数を増減することによつて、出力電圧を電源電
圧Esの整数分の1の大きさにすることができ
る。 Furthermore, since the discharge voltage of the charging/discharging circuit A is a quarter of the power supply voltage Es , that is, the reciprocal of the number of stages of the capacitor, the output voltage can be changed by increasing or decreasing the number of stages of the capacitor of the charging/discharging circuit A. can be made to be an integer fraction of the power supply voltage E s .
さらに、負荷4の前段にリアクトル5を介装
することによつて、出力電流が平滑化される。
この場合、リアクトル5に加わる電圧は、コン
デンサ電圧の脈動成分のみであるから、従来の
チヨツパ方法におけるようにインダクタンスの
大きいリアクトルを必要とせず、その数十分の
1のインダクタンスの小型のリアクトルで済
み、リアクトルを使用するにもかかわらずコン
バータ全体をコンパクトにまとめることができ
る。 Furthermore, by interposing the reactor 5 before the load 4, the output current is smoothed.
In this case, since the voltage applied to the reactor 5 is only the pulsating component of the capacitor voltage, there is no need for a reactor with a large inductance as in the conventional chopper method, and a small reactor with an inductance several tenths of that is sufficient. , the entire converter can be made compact despite the use of a reactor.
この他、入出力流スイツチング素子S1,S
2を同時にオンとする短絡モードや、両スイツ
チング素子S1,S2をともにオフにする開放
モードを設定し、これらのモードの1周期中に
占める時間の割合を変更することによつても、
出力電圧を変更することができる。 In addition, input/output flow switching elements S1, S
By setting a short-circuit mode in which both switching elements S1 and S2 are turned on at the same time, and an open mode in which both switching elements S1 and S2 are turned off, and by changing the proportion of time occupied by these modes in one cycle,
Output voltage can be changed.
第4図はDC/DCコンバータの第1実施例の
回路図で、この実施例では第1図に示した充放
電回路Aを2組用い、電源回路部分と出力回路
部分とは共通にし、この2組の充放電回路A
1,A2を直流電源3および負荷4に対して互
いに並列に接続している。各充放電回路A1,
A2の入出力正端子1,1にはそれぞれ入力ス
イツチング素子S11,S21と出力スイツチ
ング素子S12,S22とが接続され、また入
出力負端子2,2にはそれぞれダイオードD1
4,D15,D24,D25が接続されてい
る。6はタツプ付リアクトル51の出力側に接
続した平滑用コンデンサである。 Fig. 4 is a circuit diagram of the first embodiment of the DC/DC converter. In this embodiment, two sets of charge/discharge circuits A shown in Fig. 1 are used, the power supply circuit part and the output circuit part are common, and this Two sets of charging/discharging circuits A
1 and A2 are connected in parallel to a DC power supply 3 and a load 4. Each charging/discharging circuit A1,
Input switching elements S11, S21 and output switching elements S12, S22 are connected to the input/output positive terminals 1, 1 of A2, respectively, and a diode D1 is connected to the input/output negative terminals 2, 2, respectively.
4, D15, D24, and D25 are connected. 6 is a smoothing capacitor connected to the output side of the tapped reactor 51.
しかして、一方の充放電回路A1の入力スイ
ツチング素子S11および他方の充放電回路A
2の出力スイツチング素子S22の組と、一方
の充放電回路A1の出力スイツチング素子S1
2および他方の充放電回路A2の入力スイツチ
ング素子S21の組とを交互に開閉し、2組の
充放電回路A1,A2を交互に充放電させる。 Therefore, the input switching element S11 of one charging/discharging circuit A1 and the input switching element S11 of one charging/discharging circuit A1
a set of two output switching elements S22 and one output switching element S1 of the charging/discharging circuit A1;
2 and the set of input switching elements S21 of the other charging/discharging circuit A2 are alternately opened and closed to alternately charge and discharge the two sets of charging/discharging circuits A1 and A2.
この第4図の回路において、各コンデンサC
1〜C3の容量をC、その充放電電流をIc、リ
アクトル51の入力側のP点電圧をVpとする
と、P点につながる充放電回路のコンデンサは
直列接続となるので、
Ic=(C/3)dVp/dt ……(1)
であり、タツプのQ点電圧をVqとすると、Q
点につながる充放電回路のコンデンサは並列放
電の接続となるので、
3Ic=3C(dVq/dt) ……(2)
であり、上記(1)(2)式から
dVp/dt=3(dVq/dt) ……(3)
の関係があり、P点の電圧脈動はQ点の3倍に
なる。従つて、リアクトルのP点の電圧脈動を
Q点のそれの3倍にすれば、コンデンサが直列
となつた場合の各コンデンサの電流と、並列と
なつた場合の各コンデンサの電流は等しく、半
周期の間連続して流れ、充放電量が互いに等し
くなることが分かる。そこで、リアクトル51
のタツプを3:1の位置に設定すれば、上記(3)
式の関係が成立し、電源電流は一定となる。 In this circuit of Fig. 4, each capacitor C
If the capacitance of 1 to C3 is C, the charging/discharging current is Ic, and the voltage at point P on the input side of reactor 51 is Vp, the capacitors in the charging/discharging circuit connected to point P are connected in series, so Ic = (C/ 3) dVp/dt...(1), and if the Q point voltage of the tap is Vq, then Q
Since the capacitors in the charge/discharge circuit connected to the point are connected for parallel discharge, 3Ic=3C(dVq/dt)...(2), and from equations (1) and (2) above, dVp/dt=3(dVq/dt). dt)...There is the relationship (3), and the voltage pulsation at point P is three times that at point Q. Therefore, if the voltage ripple at point P of the reactor is made three times that at point Q, the current of each capacitor when the capacitors are connected in series is equal to the current of each capacitor when they are connected in parallel, and half It can be seen that the current flows continuously during the period, and the amounts of charge and discharge are equal to each other. Therefore, reactor 51
If you set the tap to the 3:1 position, the above (3)
The relationship shown in the equation holds true, and the power supply current becomes constant.
さらに、この第4図の実施例において、タツ
プをリアクトル51の入力側、すなわち、P点
側に一杯に設定して第3図に示される回路と等
価な状態では、次のように動作する。 Furthermore, in the embodiment of FIG. 4, when the tap is fully set on the input side of the reactor 51, that is, on the P point side, and the circuit is equivalent to the circuit shown in FIG. 3, the operation is as follows.
この場合、リアクトル5の入力側には一方の
充放電回路A1のダイオードD14(もしくは
D15)と他方の充放電回路A2のダイオード
D25(もしくはD24)とが順方向で共通に
接続した形となるこれら一対のダイオードD1
4,D25(もしくはD15,D24)のうち
高い電圧を受けたダイオードが導通し、低い電
圧を受けたダイオードが非導通となるから、こ
れらダイオードの作用により、両充放電回路A
1,A2のうちリアクトル5の入力側に高い電
圧を与える回路に電流が流れる。このため、充
放電量は自動的に互いに等しくなる。 In this case, on the input side of the reactor 5, a diode D14 (or D15) of one charging/discharging circuit A1 and a diode D25 (or D24) of the other charging/discharging circuit A2 are connected in common in the forward direction. pair of diodes D1
4. Out of D25 (or D15, D24), the diode that receives a higher voltage becomes conductive, and the diode that receives a lower voltage becomes non-conductive. Due to the action of these diodes, both charging and discharging circuits A
1 and A2, a current flows through the circuit that applies a high voltage to the input side of the reactor 5. Therefore, the amounts of charge and discharge automatically become equal to each other.
また、充放電回路A1,A2それぞれの充
電/放電の切り換えを全く同時に行なうのでは
なく、例えば一方の充放電回路A1が充電、他
方の充放電回路A2が放電の状態であるとし
て、充電/放電の切り換え時には、まず一方の
充放電回路A1を充電してから放電に切り換
え、それが終わつてから他方の充放電回路A2
を放電から充電に切り換えるようにする。即
ち、スイツチング素子S11,S22のオン状
態から、スイツチング素子S11オフ、S12
オン、S22オフ、S21オンのように順次に
切り換えて、スイツチング素子S12,S21
のオンの状態に移すのである。このようにすれ
ば、充電/放電切り換え中も充放電回路A1,
A2のどちらかが必ず充電または放電の動作を
しており、上述のダイオードD14,D24,
D15,D25の作用で充電/放電切り換え中
の充放電回路A1またはA2には電流が流れ
ず、スイツチング素子S11〜S22は無電流
の状態でオンからオフ、またはオフからオンの
スイツチングを行なうことができる。このよう
に両充放電回路A1,A2の充電/放電の切り
換え時期をわずかにずらせることによつて、ス
イツチング素子S11,S12,S21,S2
2のスイツチング損失が著しく減少する。 In addition, instead of switching the charging/discharging of each of the charging/discharging circuits A1 and A2 at the same time, for example, assuming that one charging/discharging circuit A1 is in a charging state and the other charging/discharging circuit A2 is in a discharging state, charging/discharging is performed. When switching, first charge one charging/discharging circuit A1, then switch to discharging, and after that, the other charging/discharging circuit A2
to switch from discharging to charging. That is, from the on state of switching elements S11 and S22, switching element S11 off, S12
The switching elements S12 and S21 are sequentially switched on, S22 off, and S21 on.
The switch is turned on. By doing this, even during charging/discharging switching, the charging/discharging circuit A1,
Either A2 is always charging or discharging, and the diodes D14, D24, and
Due to the action of D15 and D25, no current flows through the charge/discharge circuit A1 or A2 during charge/discharge switching, and the switching elements S11 to S22 can switch from on to off or from off to on without current. can. In this way, by slightly shifting the charging/discharging timing of both charge/discharge circuits A1, A2, switching elements S11, S12, S21, S2
2 switching losses are significantly reduced.
(B) DC/DCコンバータの第2実施例に用いられ
る充放電回路例
第5図は後述する本発明の第2実施例に用い
る充放電回路例の構成を示す回路図で、この充
放電回Aoは、複数段(この実施例では3段)
のコンデンサC1〜C3と、前段のコンデンサ
の負端子と次段のコンデンサの正端子との間に
接続され充電用正負両入力端子11,21に対
してこれらコンデンサC1〜C3を互いに直列
に結合するダイオードD12,D22とを備え
る点では、第1図に示した充放電回路Aと同じ
である(第1図と同じ部分は同じ符号で示す)
が、放電用の正負両出力端子12,22が充電
用入力正負端子11,21とは別に設けられ、
この出力正負両端子12,22に対して前記コ
ンデンサC1〜C3を互いに並列に結合するた
めのダイオードとして、各コンデンサC1〜C
3の正端子と出力正端子12との間に接続した
ダイオードD16,D26,D36と、各コン
デンサC1〜C3の負端子と出力負端子22と
の間に接続したダイオードD17,D27,D
37とを備える点で、第1図の充放電回路Aと
は回路構成が異なる。即ち、入力正端子14は
第1段コンデンサC1の正端子で、入力負端子
21は第3段コンデンサC3の負端子である
が、出力正負両端子12,22はこの入力正負
両端子11,21とは別に設けられており、こ
の出力正端子12の側では、ダイオードD16
は第1段コンデンサC1の正端子と出力正端子
12との間に、ダイオードD26は第2段コン
デンサC2の正端子と出力正端子12との間
に、ダイオードD36は第3段コンデンサC3
の正端子と出力正端子12との間にそれぞれ接
続され、出力負端子22の側では、ダイオード
D17は第1段コンデンサC1の負端子と出力
負端子22の間に、ダイオードD27は第2段
コンデンサC2の負端子と出力負端子22との
間に、ダイオードD37は第3段コンデンサC
3の負端子と出力負端子22との間にそれぞれ
接続されている。(B) Example of a charging/discharging circuit used in a second embodiment of the DC/DC converter FIG. Ao is multiple stages (three stages in this example)
The capacitors C1 to C3 are connected between the negative terminal of the previous stage capacitor and the positive terminal of the next stage capacitor, and these capacitors C1 to C3 are connected in series to both positive and negative input terminals 11 and 21 for charging. It is the same as the charging/discharging circuit A shown in Fig. 1 in that it includes diodes D12 and D22 (the same parts as in Fig. 1 are indicated by the same symbols).
However, both positive and negative output terminals 12 and 22 for discharging are provided separately from the positive and negative input terminals 11 and 21 for charging,
Each of the capacitors C1 to C3 is used as a diode to connect the capacitors C1 to C3 in parallel to both the positive and negative output terminals 12 and 22.
Diodes D16, D26, D36 connected between the positive terminals of the capacitors C1 to C3 and the output positive terminal 12, and diodes D17, D27, D connected between the negative terminals of each capacitor C1 to C3 and the output negative terminal 22.
The circuit configuration is different from the charging/discharging circuit A in FIG. That is, the input positive terminal 14 is the positive terminal of the first stage capacitor C1, and the input negative terminal 21 is the negative terminal of the third stage capacitor C3. A diode D16 is provided on the side of this output positive terminal 12.
is connected between the positive terminal of the first stage capacitor C1 and the output positive terminal 12, the diode D26 is connected between the positive terminal of the second stage capacitor C2 and the output positive terminal 12, and the diode D36 is connected between the third stage capacitor C3.
and the output positive terminal 12, and on the output negative terminal 22 side, the diode D17 is connected between the negative terminal of the first stage capacitor C1 and the output negative terminal 22, and the diode D27 is connected between the second stage capacitor C1 and the output negative terminal 12. A diode D37 connects the third stage capacitor C between the negative terminal of the capacitor C2 and the output negative terminal 22.
3 and the output negative terminal 22, respectively.
上記構成において、充電は、入力正負両端子
11,21の間に直流電源3を接続することに
よつて行ない、充電電流を第1段コンデンサC
1の正端子から第3段コンデンサC3の負端子
へ流す。このときダイオードD12,D22は
充電電流に対して順方向となり、他のダイオー
ドD26,D36,D17,D27は充電電流
に対して逆方向となつて、コンデンサC1〜C
3は直列に充電される。 In the above configuration, charging is performed by connecting the DC power supply 3 between the input positive and negative terminals 11 and 21, and the charging current is supplied to the first stage capacitor C.
1 to the negative terminal of the third stage capacitor C3. At this time, the diodes D12 and D22 are in the forward direction with respect to the charging current, and the other diodes D26, D36, D17, and D27 are in the opposite direction with respect to the charging current, and the capacitors C1 to C
3 are charged in series.
放電は出力正負端子12,22間に負荷4を
接続することによつて行なう。第1段コンデン
サC1の放電電流Ic1はダイオードD16,D
17を流れ、第2段コンデンサC2の放電電流
Ic2はダイオードD26,D27を、また第3
段コンデンサC3の放電電流Ic3はダイオード
D36,D37を流れる。他のダイオードD1
2,D22はこの放電電流に対して逆方向とな
る。このようにしてコンデンサC1〜C3は並
列に放電する。 Discharge is performed by connecting the load 4 between the output positive and negative terminals 12 and 22. The discharge current Ic 1 of the first stage capacitor C1 is the diode D16, D
17, the discharge current of the second stage capacitor C2
Ic 2 connects diodes D26, D27 and the third
The discharge current Ic 3 of the stage capacitor C3 flows through the diodes D36 and D37. Other diode D1
2, D22 is in the opposite direction to this discharge current. In this way, capacitors C1-C3 are discharged in parallel.
第1図に示した充放電回路Aでは、放電動作
の際各コンデンサC1〜C3と入出力正負両端
子1,2との間にダイオードD11,D21,
D13,D23が直列に介在し、この介在する
ダイオードの数はコンデンサの段数の増加に応
じて増加するから、コンデンサの段数を増加す
ると、ダイオードによる電圧降下が大きくな
る。これに対して第5図に示した充放電回路
Aoでは、各コンデンサC1〜C3と出力端子
12,22との間に2個のダイオードが介在
し、この介在ダイオードの数はコンデンサの段
数が増加しても変わらない。従つて、コンデン
サの段数が多い場合は第5図の充放電回路Ao
の方がダイオードによる電圧降下が少なく有利
である。 In the charging/discharging circuit A shown in FIG. 1, diodes D11, D21, D21,
D13 and D23 are interposed in series, and the number of intervening diodes increases as the number of capacitor stages increases. Therefore, as the number of capacitor stages increases, the voltage drop due to the diodes increases. In contrast, the charging/discharging circuit shown in Figure 5
In Ao, two diodes are interposed between each capacitor C1 to C3 and the output terminals 12, 22, and the number of intervening diodes does not change even if the number of stages of capacitors increases. Therefore, if there are many stages of capacitors, the charging/discharging circuit Ao in Figure 5
is more advantageous because the voltage drop due to the diode is smaller.
第6図は上記充放電回路Aoを用いたDC/
DCコンバータの回路図であり、この回路は、
後述する本発明の第2実施例のDC/DCコンバ
ータの基本となるものであり、第2実施例に先
立つて第6図の回路について動作説明を行う。
なお、この第6図では、充放電回路Ao内部の
回路構成は、省略している。充放電回路Aoの
入力正端子11には入力スイツチング素子S3
を介して直流電源3の正端子が接続され、入力
負端子21はダイオードD8およびリアクトル
5を介して負荷4の正端子に接続されている。
充放電回路Aoの出力正端子12は出力スイツ
チング素子S4を介して前記リアクトル5の入
力側に接続され、出力負端子22は負荷4の負
端子および直流電源3の負端子に直結してい
る。 Figure 6 shows the DC/discharge circuit using the above charge/discharge circuit Ao.
This is a circuit diagram of a DC converter, and this circuit is
This is the basis of the DC/DC converter of the second embodiment of the present invention, which will be described later, and the operation of the circuit shown in FIG. 6 will be explained prior to the second embodiment.
In addition, in this FIG. 6, the circuit configuration inside the charging/discharging circuit Ao is omitted. An input switching element S3 is connected to the input positive terminal 11 of the charging/discharging circuit Ao.
The positive terminal of the DC power supply 3 is connected to the positive terminal of the DC power supply 3 via the diode D8 and the reactor 5, and the input negative terminal 21 is connected to the positive terminal of the load 4 via the diode D8 and the reactor 5.
The output positive terminal 12 of the charging/discharging circuit Ao is connected to the input side of the reactor 5 via the output switching element S4, and the output negative terminal 22 is directly connected to the negative terminal of the load 4 and the negative terminal of the DC power source 3.
このDC/DCコンバータにおいても第2図の
DC/DCコンバータと同様に、電源電流が流れ
る期間がスイツチング素子S3,S4のオン/
オフの1周期の数分の1の長さであるから、抵
抗による電圧降下を利用する方法に比べ、変換
効率が高い。 In this DC/DC converter as well, the
Similar to the DC/DC converter, the period during which the power supply current flows is the ON/OFF period of switching elements S3 and S4.
Since the length is a fraction of one OFF period, the conversion efficiency is higher than a method using a voltage drop caused by a resistor.
第8図はDC/DCの第2実施例の回路図で、
この実施例では第5図に示した充放電回路Ao
を2組用い、この2組の充放電回路Ao1,Ao
2を直流電源3および負荷4に対して並列に接
続している。各充放電回路Ao1,Ao2の各入
力正端子11,11にはそれぞれ入力スイツチ
ング素子S13,S23が接続され、また各入
力負端子21,21とタツプ付リアクトル51
との間にはそれぞれダイオードD18,D28
が接続されている。各充放電回路Ao1,Ao2
の出力正端子12,12はそれぞれ出力スイツ
チング素子S14,S24を介してリアクトル
51のタツプに接続し、また各出力負端子2
2,22は直流電源3の負端子および負荷4の
負端子にそれぞれ直結している。 Figure 8 is a circuit diagram of the second embodiment of DC/DC,
In this embodiment, the charging/discharging circuit Ao shown in FIG.
Using two sets of charging/discharging circuits Ao1, Ao
2 is connected in parallel to the DC power supply 3 and the load 4. Input switching elements S13 and S23 are connected to the input positive terminals 11 and 11 of each charging and discharging circuit Ao1 and Ao2, respectively, and input switching elements S13 and S23 are connected to each input negative terminal 21 and 21, respectively, and a reactor 51 with a tap.
There are diodes D18 and D28 between them, respectively.
is connected. Each charge/discharge circuit Ao1, Ao2
The positive output terminals 12 and 12 of the output terminals 12 and 12 are connected to the tap of the reactor 51 via output switching elements S14 and S24, respectively, and the negative output terminals 2
2 and 22 are directly connected to the negative terminal of the DC power supply 3 and the negative terminal of the load 4, respectively.
この実施例は、第4図のDC/DCコンバータ
の第1実施例と同様に電源電流を一定化しうる
利点がある。 This embodiment has the advantage that the power supply current can be made constant, similar to the first embodiment of the DC/DC converter shown in FIG.
さらに、この第8図の実施例において、タツ
プをリアクトル51の入力側に一杯に設定して
第7図に示される回路と等価な状態では、第3
図のDC/DCコンバータと同様に、充放電量が
互いに等しくなり動作が安定する利点と、スイ
ツチングによる損失を減少させうる利点があ
る。 Furthermore, in the embodiment of FIG. 8, if the tap is fully set on the input side of the reactor 51 and the circuit is equivalent to the circuit shown in FIG.
Similar to the DC/DC converter shown in the figure, this converter has the advantage of stable operation because the amount of charge and discharge is equal to each other, and the advantage of reducing loss due to switching.
<発明の効果>
以上のように、本発明は、コンデンサとダイオ
ードとから成る充放電回路を用いてDC/DCコン
バータを構成したもので、DC/DCコンバータ全
体の回路構成を著しく簡略化することができ、こ
の充放電回路に付設するリアクトルも大型のもの
を必要とせず、この点からもDC/DCコンバータ
全体の小型化を図りうる。<Effects of the Invention> As described above, the present invention configures a DC/DC converter using a charging/discharging circuit consisting of a capacitor and a diode, and significantly simplifies the overall circuit configuration of the DC/DC converter. This eliminates the need for a large reactor attached to this charging/discharging circuit, and from this point of view as well, the entire DC/DC converter can be made smaller.
しかも、本発明のDC/DCコンバータにおいて
は、スイツチ手段のオン/オフで充放電回路の充
電/放電を切り換え、電源電流の流れる期間がス
イツチ手段のオン/オフの1周期の数分の1の長
さとなるか、出力電圧/電源電流の比に従つて小
さくなるので、従来の抵抗による電圧降下を利用
するものに比べ、消費電力が少なく変換効率が極
めて高い利点を有する。 Moreover, in the DC/DC converter of the present invention, charging/discharging of the charging/discharging circuit is switched by turning on/off the switch means, and the period during which the power supply current flows is a fraction of one cycle of the on/off period of the switch means. Since the length decreases according to the ratio of output voltage/power supply current, it has the advantage of lower power consumption and extremely high conversion efficiency compared to conventional ones that utilize a voltage drop due to a resistor.
さらに、リアクトルのタツプの設定によつて電
源電流を一定にすることも可能である。 Furthermore, it is also possible to keep the power supply current constant by setting the reactor tap.
第1図は本発明の第1実施例に用いる充放電回
路の回路図、第2図は第1実施例に利用される
DC/DCコンバータの基本回路図、第3図は第1
実施例の動作説明に供する回路図、第4図は本発
明の第1実施例の回路図、第5図は本発明の第2
実施例に用いる充放電回路の回路図、第6図は第
2実施例に利用されるDC/DCコンバータの基本
回路図、第7図は第2実施例の動作説明に供する
回路図、第8図は本発明の第2実施例の回路図で
ある。
A,Ao……充放電回路、1,2……入出力端
子、11,21……入力端子。12,22……出
力端子、C1,C2,C3……コンデンサ、D1
1,D21,D12,D22,D13,D23…
…ダイオード、S1,S2……スイツチング素子
(スイツチ手段)、D4,D5……ダイオード、3
……直流電源、4……負荷、5……リアクトル。
Fig. 1 is a circuit diagram of a charging/discharging circuit used in the first embodiment of the present invention, and Fig. 2 is a circuit diagram used in the first embodiment.
Basic circuit diagram of DC/DC converter, Figure 3 is the first
A circuit diagram for explaining the operation of the embodiment, FIG. 4 is a circuit diagram of the first embodiment of the present invention, and FIG. 5 is a circuit diagram of the second embodiment of the present invention.
6 is a basic circuit diagram of a DC/DC converter used in the second embodiment. FIG. 7 is a circuit diagram for explaining the operation of the second embodiment. The figure is a circuit diagram of a second embodiment of the present invention. A, Ao...charge/discharge circuit, 1, 2... input/output terminal, 11, 21... input terminal. 12, 22... Output terminal, C1, C2, C3... Capacitor, D1
1, D21, D12, D22, D13, D23...
...Diode, S1, S2...Switching element (switching means), D4, D5...Diode, 3
...DC power supply, 4...load, 5...reactor.
Claims (1)
前段のコンデンサの負端子と次段のコンデンサの
正端子との間に順方向に接続され直列充電時には
充放電用の入出力端子に対してこれらコンデンサ
を互いに直列に結合する直列結合用ダイオード
と、並列放電時には前記入出力端子に対して前記
コンデンサを互いに並列に結合するよう前段のコ
ンデンサの正端子と次段のコンデンサの正端子と
の間、および前段のコンデンサの負端子と次段の
コンデンサの負端子との間にそれぞれ接続された
並列結合用ダイオードとを備えてなる充放電回路
と、 直列充電時と並列放電時とで前記充放電回路の
充放電動作を切り換えるとともに、前記充放電回
路内のコンデンサ群を、直列充電時に前記直列結
合用ダイオードを介して直流電源で直列充電さ
せ、また並列放電時に前記並列結合用ダイオード
を介して並列放電させる切り換え手段とを含み、 前記充放電回路を少なくとも2組備え、また前
記切り換え手段は、一方の充放電回路が充電動作
のときは他方の充放電回路は放電動作を行うよう
にするとともに、前記一方の充放電回路の充電電
流と他方の充放電回路の放電電流との和を負荷電
流として負荷に供給するように切り換え動作をす
るものであり、 前記切り換え手段は、充放電回路を交互に充放
電させる入力側および出力側のスイツチ手段と、
前記出力側スイツチ手段の出力を平滑化するタツ
プ付きリアクトルと、充放電回路に流れる充電電
流を前記リアクトルを通じて負荷に送り込むダイ
オードとを有するものであり、この切り換え手段
は前記他方の充放電回路からの放電電流を前記リ
アクトルのタツプに注入させるとともに、前記一
方の充放電回路からの充電電流とタツプからの放
電電流との合計を負荷に供給するように動作する
ものであることを特徴とするDC/DCコンバー
タ。 2 複数段のコンデンサと、これらコンデンサの
前段のコンデンサの負端子と次段のコンデンサの
正端子との間に順方向に接続され直列充電時に充
電用の入力端子に対してこれらコンデンサを互い
に直列に結合する直列結合用ダイオードと、並列
放電時に放電用の出力端子に対して前記コンデン
サを互いに並列に結合するよう各コンデンサの正
端子と出力正端子との間、および各コンデンサの
負端子と出力負端子との間にそれぞれ接続された
並列結合用ダイオードとを備えてなる充放電回路
と、 直列放電時と並列充電時とで前記充放電回路の
充放電動作を切り換えるとともに、前記充放電回
路内のコンデンサ群を、直列充電時に前記直列結
合用ダイオードを介して直流電源で直列充電さ
せ、また並列放電時に前記並列結合用ダイオード
を介して並列放電させる切り換え手段とを含み、 前記充放電回路を少なくとも2組備え、また前
記切り換え手段は、一方の充放電回路が充電動作
のときは他方の充放電回路は放電動作を行うよう
にするとともに、前記一方の充放電回路の充電電
流と他方の充放電回路の放電電流との和を負荷電
流として負荷に供給するように切り換え動作をす
るものであり、 前記切り換え手段は、充放電回路を交互に充放
電させる入力側および出力側のスイツチ手段と、
前記出力側スイツチ手段の出力を平滑化するタツ
プ付きリアクトルと、充放電回路に流れる充電電
流を前記リアクトルを通じて負荷に送り込むダイ
オードとを有するものであり、この切り換え手段
は前記他方の充放電回路からの放電電流を前記リ
アクトルのタツプに注入させるとともに、前記一
方の充放電回路からの充電電流とタツプからの放
電電流との合計を負荷に供給するように動作する
ものであることを特徴とするDC/DCコンバー
タ。[Claims] 1 A plurality of capacitors connected in the forward direction between the negative terminal of the capacitor in the previous stage and the positive terminal of the capacitor in the next stage, and used as input/output terminals for charging and discharging during series charging. On the other hand, there is a series coupling diode that couples these capacitors in series with each other, and a positive terminal of the previous stage capacitor and a positive terminal of the next stage capacitor so as to connect the capacitors in parallel to the input/output terminal during parallel discharge. and a parallel coupling diode connected between the negative terminal of the previous stage capacitor and the negative terminal of the next stage capacitor, respectively; In addition to switching the charging/discharging operation of the charging/discharging circuit, the capacitor group in the charging/discharging circuit is charged in series with a DC power supply via the series coupling diode during series charging, and via the parallel coupling diode during parallel discharging. at least two sets of the charging/discharging circuits, and the switching means is configured such that when one charging/discharging circuit is in a charging operation, the other charging/discharging circuit is in a discharging operation. At the same time, the switching means performs a switching operation so as to supply the sum of the charging current of the one charging/discharging circuit and the discharging current of the other charging/discharging circuit to the load as a load current, and the switching means switches the charging/discharging circuit. switching means on the input side and output side for alternately charging and discharging;
The switching means includes a tapped reactor for smoothing the output of the output side switching means, and a diode for sending the charging current flowing into the charging/discharging circuit to the load through the reactor, and this switching means is configured to smooth the output from the other charging/discharging circuit. The DC/DC converter operates to inject a discharge current into the tap of the reactor and supply the sum of the charging current from the one charging/discharging circuit and the discharging current from the tap to the load. DC converter. 2 Multiple stages of capacitors are connected in the forward direction between the negative terminal of the capacitor in the previous stage and the positive terminal of the capacitor in the next stage, and these capacitors are connected in series with each other with respect to the charging input terminal during series charging. between the positive terminal of each capacitor and the output positive terminal, and between the negative terminal of each capacitor and the output negative terminal so that the capacitors are connected in parallel to each other with respect to the output terminal for discharge during parallel discharge. a charging/discharging circuit comprising a parallel coupling diode connected between each terminal; and a charging/discharging circuit that switches the charging/discharging operation of the charging/discharging circuit between series discharging and parallel charging; switching means for charging the capacitor group in series with a DC power supply via the series coupling diode during series charging, and discharging the capacitor group in parallel via the parallel coupling diode during parallel discharge; The switching means is configured such that when one charging/discharging circuit is in a charging operation, the other charging/discharging circuit is in a discharging operation, and the switching means is arranged such that when one charging/discharging circuit is in a charging operation, the other charging/discharging circuit is in a discharging operation, and the charging current of the one charging/discharging circuit is changed from the charging current of the other charging/discharging circuit. The switching means is configured to perform a switching operation so as to supply the sum of the discharge current and the discharge current to the load as a load current, and the switching means includes input side and output side switch means for alternately charging and discharging the charging/discharging circuit;
The switching means includes a tapped reactor for smoothing the output of the output side switching means, and a diode for sending the charging current flowing into the charging/discharging circuit to the load through the reactor, and this switching means is configured to smooth the output from the other charging/discharging circuit. The DC/DC converter operates to inject a discharge current into the tap of the reactor and supply the sum of the charging current from the one charging/discharging circuit and the discharging current from the tap to the load. DC converter.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59210871A JPS6192163A (en) | 1984-10-08 | 1984-10-08 | Dc/dc converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59210871A JPS6192163A (en) | 1984-10-08 | 1984-10-08 | Dc/dc converter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6192163A JPS6192163A (en) | 1986-05-10 |
| JPH0313825B2 true JPH0313825B2 (en) | 1991-02-25 |
Family
ID=16596479
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59210871A Granted JPS6192163A (en) | 1984-10-08 | 1984-10-08 | Dc/dc converter |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6192163A (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03235657A (en) * | 1990-02-07 | 1991-10-21 | Sumitomo Metal Ind Ltd | Dc-dc converter |
| JPH0720692Y2 (en) * | 1991-03-15 | 1995-05-15 | 明星産商株式会社 | Label for package lid |
-
1984
- 1984-10-08 JP JP59210871A patent/JPS6192163A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6192163A (en) | 1986-05-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US12431801B2 (en) | Power converter with capacitive energy transfer and fast dynamic response | |
| US6304065B1 (en) | Power electronic circuits with all terminal currents non-pulsating | |
| US4713742A (en) | Dual-inductor buck switching converter | |
| JP2875879B2 (en) | DC / DC switching converter circuit | |
| JPH0667181B2 (en) | DC / DC converter | |
| US7135847B2 (en) | Serial connected low-loss synchronously switchable voltage chopper | |
| US20230155492A1 (en) | Series-parallel switched capacitor voltage converter | |
| EP1665508A1 (en) | Power factor correction circuit | |
| NL2025328B1 (en) | Electrical power converter | |
| KR20090044137A (en) | Transformerless Boost Converter | |
| CN112821757A (en) | Power converter | |
| CN110677027B (en) | A clamped boost power conversion circuit | |
| CN113644820B (en) | Power conversion topology of multi-phase switch capacitor resonant cavity conversion circuit with full-wave output rectification and power conversion structure based on power conversion topology | |
| CN115842476A (en) | Single-inductor direct-current power converter based on switched capacitor | |
| JP7711096B2 (en) | Power converter having precharge mode of operation - Patents.com | |
| US20240405660A1 (en) | Merged switched-capacitor piezoelectric resonator based power converter | |
| JPH0313825B2 (en) | ||
| Matsuo et al. | A comparison of various DC-DC converters and their application to power factor correction | |
| CN211579879U (en) | An expandable gain unit type large-capacity DC/DC converter | |
| US7199564B2 (en) | Alternating current converter | |
| CN209659157U (en) | The voltage conversion circuit of bidirectional DC power supply converter | |
| CN209982337U (en) | Three-level boost circuit, multi-output parallel system | |
| JPH0667182B2 (en) | DC / DC converter | |
| CN119696357B (en) | Bridgeless power factor correction circuit and control method thereof | |
| CN217362910U (en) | Three-level buck converter circuit applying power management chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |