JPH0342022B2 - - Google Patents
Info
- Publication number
- JPH0342022B2 JPH0342022B2 JP26211785A JP26211785A JPH0342022B2 JP H0342022 B2 JPH0342022 B2 JP H0342022B2 JP 26211785 A JP26211785 A JP 26211785A JP 26211785 A JP26211785 A JP 26211785A JP H0342022 B2 JPH0342022 B2 JP H0342022B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- field strength
- level
- mute
- electric field
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000001514 detection method Methods 0.000 claims description 31
- 230000005684 electric field Effects 0.000 claims description 28
- 238000009499 grossing Methods 0.000 claims description 2
- 230000007423 decrease Effects 0.000 description 6
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 230000002238 attenuated effect Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
Landscapes
- Noise Elimination (AREA)
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は電界強度に応じて検波信号をミユート
するFM受信機のミユート装置に関するものであ
る。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a muting device for an FM receiver that mutes a detected signal according to the electric field strength.
FM受信機は一般にオートゲインコントロール
(AGC)機能を有し、受信電界強度に拘らず検波
信号のレベルが一定になるようにしている。この
ため検波信号を直接オーデイオアンプに加える
と、受信電界強度が落ち込み、検波信号のS/N
比が劣化する毎にスピーカから耳ざわりな雑音が
出力されることになる。
FM receivers generally have an automatic gain control (AGC) function, which ensures that the level of the detected signal remains constant regardless of the received field strength. Therefore, if the detected signal is applied directly to the audio amplifier, the received electric field strength will drop and the S/N of the detected signal will decrease.
Every time the ratio deteriorates, harsh noise will be output from the speaker.
そこで、従来は受信電界強度に対応した信号
(以下Sレベル信号と称す)を出力する電界強度
検出回路と、検波信号をミユートするミユート回
路とを設け、Sレベル信号に応じて検波信号をミ
ユートすることにより、弱電界時、耳ざわりな雑
音が出力されないようにしている。 Therefore, conventionally, a field strength detection circuit that outputs a signal corresponding to the received field strength (hereinafter referred to as an S level signal) and a mute circuit that mutes the detected signal are provided, and the detected signal is muted according to the S level signal. This prevents harsh noise from being output when the electric field is weak.
しかしながら上述した従来例には次のような問
題があつた。即ち、ミユートが必要な弱電界領域
では、電界強度が一定にならず、電界強度検出回
路から出力されるSレベル信号が第3図Aに示す
ように、ノイズが重畳されたかたちとなるため、
Sレベル信号により直接ミユート回路を動作させ
たのでは、ミユート回路がノイズのひげ状の部分
に応答して非常に短い時間で動作を繰り返すた
め、スピーカから出力される音も短い時間で大小
を繰り返す結果となり、適切なミユートをかけら
れない問題があつた。
However, the above-mentioned conventional example has the following problems. That is, in a weak electric field region where miute is required, the electric field strength is not constant, and the S level signal output from the electric field strength detection circuit has noise superimposed thereon as shown in FIG. 3A.
If the mute circuit is operated directly by an S-level signal, the mute circuit responds to whiskers of noise and repeats its operation in a very short period of time, so the sound output from the speaker also repeats its amplitude in a short period of time. As a result, there was a problem in not being able to apply appropriate Miyuto.
そこで、Sレベル信号に重畳されているノイズ
成分をローパスフイルタ等を用いて除去し、この
ノイズ成分の除去された信号を用いてミユート回
路を動作させることも提案されているが、次のよ
うな問題があつた。即ち、第3図Aに示すSレベ
ル信号をローパスフイルタに加えると、その出力
信号は同図Bに示すように、Sレベル信号に対し
て遅れを有するため、急激な電界強度の変動があ
つた場合、ミユート動作が遅れ、耳ざわりな雑音
が出力される問題があつた。 Therefore, it has been proposed to remove the noise component superimposed on the S level signal using a low-pass filter, etc., and operate the mute circuit using the signal from which the noise component has been removed. There was a problem. That is, when the S level signal shown in Figure 3A is applied to the low pass filter, the output signal has a delay with respect to the S level signal as shown in Figure 3B, so there is a sudden change in the electric field strength. In this case, there was a problem that the mute operation was delayed and a harsh noise was output.
本発明は前述の如き問題点を解決したものであ
り、その目的は電界強度の急峻な変動に応答して
ミユートをかけることができ、且つノイズのひげ
状部分に応答して非常に短い時間でミユート動作
を繰り返すことのないようにすることにある。 The present invention solves the above-mentioned problems, and its purpose is to be able to apply mute in response to steep fluctuations in electric field strength, and to apply mute in a very short time in response to whiskers of noise. The goal is to avoid repeating the miute action.
本発明は前述の如き問題点を解決するため、
FM検波回路の検波信号を受信電界強度に応じ
てミユートするFM受信機のミユート装置におい
て、
受信電界強度に対応した信号を出力する電界強
度検出回路と、
該電界強度検出回路の出力信号を平滑化する積
分器と、
前記電界強度検出回路の出力信号を、積分器の
出力信号レベルより所定量高いレベル及び低いレ
ベルでクリツプするクリツプ手段と、
該クリツプ手段の出力信号に基づいて検波信号
をミユートするミユート回路とを設けたものであ
る。
In order to solve the above-mentioned problems, the present invention provides a field strength detection circuit that outputs a signal corresponding to the received electric field strength in a muting device of an FM receiver that mutes the detected signal of the FM detection circuit according to the received electric field strength. an integrator for smoothing the output signal of the field strength detection circuit; clipping means for clipping the output signal of the field strength detection circuit at a level that is a predetermined amount higher and lower than the output signal level of the integrator; A muting circuit for muting the detected signal based on the output signal of the clipping means is provided.
電界強度検出回路の出力信号は積分器により平
滑化される。クリツプ手段は電界強度検出回路の
出力信号を積分器の出力信号より所定量高いレベ
ル及び低いレベルでクリツプする。従つて、クリ
ツプ手段から出力される信号は、電界強度検出回
路の出力信号に重畳されているノイズの成分の振
幅を制限したものとなるので、クリツプ手段の出
力信号に基づいて、検波信号をミユートするよう
にすれば、基本的には電界強度検出回路の出力信
号に応じてミユートを行うものであるから、電界
強度の急激な変動に応答してミユートをかけるこ
とができると共に、ノイズのひげ状の急峻部分が
除去されているので、このひげ状部分に応答して
非常に短い時間でミユート動作を繰り返すことも
ない。
The output signal of the field strength detection circuit is smoothed by an integrator. The clipping means clips the output signal of the field strength detection circuit at a level that is a predetermined amount higher and lower than the output signal of the integrator. Therefore, the signal output from the clipping means has the amplitude of the noise component superimposed on the output signal of the field strength detection circuit limited, so the detected signal is muted based on the output signal of the clipping means. By doing so, since muting is basically performed in response to the output signal of the electric field strength detection circuit, it is possible to apply muting in response to sudden fluctuations in the electric field strength, and it is also possible to mute in response to sudden fluctuations in the electric field strength. Since the steep part has been removed, there is no need to repeat the miute movement in a very short period of time in response to this whisker-like part.
第1図は本発明の実施例のブロツク図であり、
1はアンテナ、2はRF(高周波)アンプ、3はミ
キサ、4は局部発振器、5はIF(中間周波)アン
プ、6はFM検波回路、7は電界強度検出回路、
8はミユート信号作成回路、9はミユート回路、
10はオーデイオアンプ、11はスピーカ、Q1
〜Q5はトランジスタ、D1,D2はダイオー
ド、C1〜C6はコンデンサ、R1〜R10は抵
抗、INは入力端子である。
FIG. 1 is a block diagram of an embodiment of the present invention.
1 is an antenna, 2 is an RF (high frequency) amplifier, 3 is a mixer, 4 is a local oscillator, 5 is an IF (intermediate frequency) amplifier, 6 is an FM detection circuit, 7 is a field strength detection circuit,
8 is a mute signal generation circuit, 9 is a mute circuit,
10 is an audio amplifier, 11 is a speaker, Q1
Q5 is a transistor, D1 and D2 are diodes, C1 to C6 are capacitors, R1 to R10 are resistors, and IN is an input terminal.
アンテナ1で受信された信号はRFアンプ2、
ミキサ3及びIFアンプ5を介してFM検波回路6
及び電界強度検出回路7に加えられる。FM検波
回路6はミユート回路9の入力端子INに検波信
号を加え、電界強度検出回路7は受信電界強度に
対応した例えば第2図Aに示すようなSレベル信
号を作成してミユート信号作成回路8に加える。
即ち、Sレベル信号は同図Aから判るように、受
信電界強度が強く、一定の場合はほぼ平坦なもの
となるが、受信電界強度が急激に変化した場合は
その直流成分が受信電界強度に応じて変化すると
共にノイズが重畳されたかたちとなる。 The signal received by antenna 1 is sent to RF amplifier 2,
FM detection circuit 6 via mixer 3 and IF amplifier 5
and is added to the electric field strength detection circuit 7. The FM detection circuit 6 applies a detection signal to the input terminal IN of the mute circuit 9, and the electric field strength detection circuit 7 generates an S level signal corresponding to the received electric field strength, for example, as shown in FIG. 2A, to generate a mute signal generating circuit. Add to 8.
In other words, as can be seen from A in the same figure, the S level signal has a strong received electric field strength, and when it is constant, it is almost flat, but when the received electric field strength changes rapidly, its DC component changes to the received electric field strength. It changes accordingly and becomes a shape in which noise is superimposed.
ミユート信号作成回路8は電界強度検出回路7
からのSレベル信号に重畳されているノイズ成分
の振幅を制限したミユート信号を作成し、ミユー
ト回路9に加えるものである。今、例えば第2図
Bに実線で示すSレベル信号が電界強度検出回路
7から加えられたとすると、抵抗R2及びコンデ
ンサC3からなる積分器の出力信号aは同図Bに
点線で示すものとなる。なお、同図Bに実線で示
すSレベル信号は同図Aの(イ)の部分を拡大したも
のである。そして、積分器の出力信号aはトラン
ジスタQ1,Q2のベースに加えられ、トランジ
スタQ1はそのエミツタのレベル、即ち電界強度
検出回路7から抵抗R3を介してトランジスタQ
1及びQ2のエミツタに供給されるSレベル信号
のレベルが、信号aのレベルよりベース−エミツ
タ間の電圧降下分Vd以上小さくなつた時、オン
状態となり、トランジスタQ2は電界強度検出回
路7から抵抗R3を介してトランジスタQ2のエ
ミツタに供給されるSレベル信号のレベルが信号
aのレベルよりベース−エミツタ間の電圧降下分
Vd以上大きくなつた時、オン状態となる。そし
て、トランジスタQ1,Q2の動作はミユート信
号作成回路8の出力レベルがそれぞれ信号aのレ
ベルよりVd低いレベル及びVd高いレベルで安定
する。従つて、ミユート信号作成回路8から出力
されるミユート信号は、第2図Cに示すように、
Sレベル信号を、信号aのレベルを中心として±
Vdの範囲でクリツプしたものとなる。なお、S
レベル信号と積分器の出力信号aとのレベル差が
Vd以内の場合はトランジスタQ1,Q2は共に
オフ状態であるので、Sレベル信号がミユート信
号としてそのまま出力される。 The mute signal generation circuit 8 is the electric field strength detection circuit 7
A mute signal is created by limiting the amplitude of the noise component superimposed on the S level signal from the signal, and is added to the mute circuit 9. For example, if the S level signal shown by the solid line in Figure 2B is applied from the field strength detection circuit 7, the output signal a of the integrator consisting of the resistor R2 and capacitor C3 will be as shown by the dotted line in Figure 2B. . Note that the S level signal shown by a solid line in FIG. 1B is an enlarged version of the portion (A) in FIG. Then, the output signal a of the integrator is applied to the bases of the transistors Q1 and Q2, and the transistor Q1 receives the level of its emitter, that is, the electric field strength detection circuit 7 via the resistor R3.
When the level of the S level signal supplied to the emitters of transistors Q1 and Q2 becomes lower than the level of signal a by more than Vd, which is the voltage drop between the base and emitter, the transistor Q2 becomes on state, and the transistor Q2 is connected to the resistor by the field strength detection circuit 7. The level of the S level signal supplied to the emitter of transistor Q2 via R3 is lower than the level of signal a by the voltage drop between the base and emitter.
When it becomes larger than Vd, it becomes on state. The operation of the transistors Q1 and Q2 is stabilized when the output level of the mute signal generating circuit 8 is Vd lower and Vd higher than the level of the signal a, respectively. Therefore, the mute signal output from the mute signal generation circuit 8 is as shown in FIG. 2C.
The S level signal is ± centered on the level of signal a.
It is clipped within the range of Vd. In addition, S
The level difference between the level signal and the integrator output signal a is
If the voltage is within Vd, both transistors Q1 and Q2 are off, so the S level signal is output as is as a mute signal.
そして、ミユート信号作成回路8で作成された
ミユート信号はミユート回路9内のトランジスタ
Q3のベースに加えられる。ここでトランジスタ
Q3のベースに加えられるミユート信号のレベル
が小さくなる程、出力用のトランジスタQ4のコ
レクタ電流が減少するものであるから、受信電界
強度が低くなり、ミユート信号のレベルが小さく
なる程、ミユート量が大きくなり、スピーカ11
から出力される音が小さくなる。 The mute signal generated by the mute signal generating circuit 8 is applied to the base of the transistor Q3 in the mute circuit 9. Here, as the level of the mute signal applied to the base of the transistor Q3 becomes smaller, the collector current of the output transistor Q4 decreases, so as the received electric field strength becomes lower and the level of the mute signal becomes smaller, The amount of mute increases, and speaker 11
The sound output from the will be reduced.
即ち、ミユート回路9において、トランジスタ
Q5のエミツタからコレクタに流れる電流は、入
力端子INに加えられる検波信号のレベルに応じ
て変化し、検波信号のレベルが高いとき小、低い
とき大となる。また、トランジスタQ4のベース
には所定のバイアス電圧が加えられており、トラ
ンジスタQ3のベースが高電位のときはトランジ
スタQ5からの電流はほとんど全てトランジスタ
Q4側に流れ、トランジスタQ3には流れない。
このため、入力端子INに加えられる検波信号は
減衰されることなくトランジスタQ4のコレクタ
から出力され、スピーカ11で再生される。 That is, in the mute circuit 9, the current flowing from the emitter to the collector of the transistor Q5 changes depending on the level of the detection signal applied to the input terminal IN, and becomes small when the level of the detection signal is high and large when the level of the detection signal is low. Further, a predetermined bias voltage is applied to the base of the transistor Q4, and when the base of the transistor Q3 is at a high potential, almost all of the current from the transistor Q5 flows to the transistor Q4 side, and does not flow to the transistor Q3.
Therefore, the detected signal applied to the input terminal IN is output from the collector of the transistor Q4 without being attenuated, and is reproduced by the speaker 11.
しかし、トランジスタQ3のベース電位が低下
するに従つてトランジスタQ3側に流れる電流が
増大し、このためトランジスタQ4側に流れる電
流が減少する。従つて、トランジスタQ3のベー
スに加えられる電位、即ちミユート信号作成回路
8の出力電圧が低下するに応じてミユート量が大
きくなり、スピーカ11から出力される音が小さ
くなる。 However, as the base potential of transistor Q3 decreases, the current flowing to the transistor Q3 side increases, and therefore the current flowing to the transistor Q4 side decreases. Therefore, as the potential applied to the base of transistor Q3, that is, the output voltage of mute signal generation circuit 8, decreases, the amount of mute increases, and the sound output from speaker 11 decreases.
以上説明したように、本発明は、電界強度検出
回路の出力信号を、積分器の出力信号のレベルよ
り所定量高いレベル及び低いレベルでクリツプす
るトランジスタQ1,Q2等からなるクリツプ手
段を備え、クリツプ手段の出力信号に基づいて検
波信号をミユートするものであるから、受信電界
強度の急激な変動に応答してミユートをかけるこ
とができると共に、ノイズのひげ状の急峻な部分
が除去されているので、このひげ状部分に応答し
て非常に短い時間でミユート動作が繰り返される
こともない。また、本発明は従来例のように遅延
時間が大きなローパスフイルタを使用しないもの
であるから、電界強度が急激に変化した場合にお
いても、適切なミユートをかけられる利点もあ
る。
As explained above, the present invention includes clipping means consisting of transistors Q1, Q2, etc., which clips the output signal of the field strength detection circuit at a level higher and lower by a predetermined amount than the level of the output signal of the integrator. Since the detected signal is muted based on the output signal of the means, the muting can be applied in response to sudden fluctuations in the received electric field strength, and the whisker-like steep parts of the noise are removed. , the miute motion is not repeated in a very short time in response to this whisker-like portion. Furthermore, since the present invention does not use a low-pass filter with a large delay time as in the conventional example, there is an advantage that appropriate muting can be applied even when the electric field strength changes rapidly.
第1図は本発明の実施例のブロツク線図、第2
図は第1図の動作説明図および、第3図は従来例
の欠点の説明図である。
図において、1はアンテナ、2はRFアンプ、
3はミキサ、4は局部発振器、5はIFアンプ、
6はFM検波回路、7は電界強度検出回路、8は
ミユート信号作成回路、9はミユート回路、10
はオーデイオアンプ、11はスピーカ、Q1〜Q
5はトランジスタ、D1,D2はダイオード、C
1〜C6はコンデンサ、R1〜R10は抵抗、
INは入力端子である。
FIG. 1 is a block diagram of an embodiment of the present invention, and FIG.
The figures are an explanatory diagram of the operation of FIG. 1, and FIG. 3 is an explanatory diagram of the drawbacks of the conventional example. In the figure, 1 is an antenna, 2 is an RF amplifier,
3 is a mixer, 4 is a local oscillator, 5 is an IF amplifier,
6 is an FM detection circuit, 7 is an electric field strength detection circuit, 8 is a mute signal generation circuit, 9 is a mute circuit, 10
is the audio amplifier, 11 is the speaker, Q1~Q
5 is a transistor, D1 and D2 are diodes, C
1 to C6 are capacitors, R1 to R10 are resistors,
IN is an input terminal.
Claims (1)
じてミユートするFM受信機のミユート装置にお
いて、 受信電界強度に対応した信号を出力する電界強
度検出回路と、 該電界強度検出回路の出力信号を平滑化する積
分器と、 前記電界強度検出回路の出力信号を、前記積分
器の出力信号のレベルより所定量高いレベル及び
低いレベルでクリツプするクリツプ手段と、 該クリツプ手段の出力信号に基づいて、前記検
波信号をミユートするミユート回路とを具備した
ことを特徴とするFM受信機のミユート装置。[Claims] 1. A muting device for an FM receiver that mutes a detected signal of an FM detection circuit according to a received electric field strength, comprising: a field strength detection circuit that outputs a signal corresponding to the received electric field strength; and a field strength detection circuit that outputs a signal corresponding to the received electric field strength. an integrator for smoothing the output signal of the circuit; clipping means for clipping the output signal of the field strength detection circuit at a level higher and lower than the level of the output signal of the integrator by a predetermined amount; and an output of the clipping means. 1. A mute device for an FM receiver, comprising a mute circuit that mutes the detected signal based on a signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP26211785A JPS62120728A (en) | 1985-11-20 | 1985-11-20 | Mute device of fm receiver |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP26211785A JPS62120728A (en) | 1985-11-20 | 1985-11-20 | Mute device of fm receiver |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62120728A JPS62120728A (en) | 1987-06-02 |
| JPH0342022B2 true JPH0342022B2 (en) | 1991-06-25 |
Family
ID=17371281
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP26211785A Granted JPS62120728A (en) | 1985-11-20 | 1985-11-20 | Mute device of fm receiver |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62120728A (en) |
-
1985
- 1985-11-20 JP JP26211785A patent/JPS62120728A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62120728A (en) | 1987-06-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3504660B2 (en) | Switching amplifier | |
| JP4834864B2 (en) | Differential amplifier | |
| US5936470A (en) | Audio amplifier having linear gain control | |
| US2959640A (en) | Push-pull amplifier circuits | |
| GB1584807A (en) | Current control circuits | |
| US4121161A (en) | AM receiver | |
| JPH0342022B2 (en) | ||
| US6788792B1 (en) | Device for amplitude adjustment and rectification made with MOS technology | |
| JPH10154914A (en) | Gain control transistor power amplifier | |
| KR20030086437A (en) | Signal processing stage and radio frequency tuner | |
| US4471311A (en) | Detector circuit having AGC function | |
| JP3148540B2 (en) | AGC circuit of radio receiver | |
| US7215191B2 (en) | Device for amplitude adjustment and rectification made with MOS technology | |
| JPH0286221A (en) | Receive and tone control circuit | |
| JPS626728Y2 (en) | ||
| JPS6214763Y2 (en) | ||
| JP3438593B2 (en) | Amplitude adjustment device, amplitude compression device and amplitude expansion device | |
| JPH03238905A (en) | oscillation circuit | |
| JP3172377B2 (en) | AM radio receiver | |
| JPH11195928A (en) | Frequency modulation signal demodulation circuit | |
| JPH0414902A (en) | Mixer agc circuit | |
| JP3519881B2 (en) | Multiplier | |
| JP2003152463A (en) | Separately-excited pulse width modulation d class power amplifier | |
| JPH0339927Y2 (en) | ||
| JPS6230350Y2 (en) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |