JPH04183897A - Selective anodic oxidation method - Google Patents
Selective anodic oxidation methodInfo
- Publication number
- JPH04183897A JPH04183897A JP2311454A JP31145490A JPH04183897A JP H04183897 A JPH04183897 A JP H04183897A JP 2311454 A JP2311454 A JP 2311454A JP 31145490 A JP31145490 A JP 31145490A JP H04183897 A JPH04183897 A JP H04183897A
- Authority
- JP
- Japan
- Prior art keywords
- resist
- oxide film
- anodic oxidation
- selective
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Formation Of Insulating Films (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
【発明の詳細な説明】
[発明の目的コ
(産業上の利用分野)
本発明は、例えば半導体装置の製造工程において、半導
体基板上に被着した金属配線表面上に酸化膜を形成する
方法に関する。DETAILED DESCRIPTION OF THE INVENTION [Purpose of the Invention (Industrial Application Field) The present invention relates to a method for forming an oxide film on the surface of metal wiring deposited on a semiconductor substrate, for example in the manufacturing process of a semiconductor device. .
(従来の技術)
陽極酸化とは、弱電離水溶液中で金属に正電位を印加す
ることによってその表面に酸化膜を形成する方法である
。例えば半導体基板上に被着した配線パターンとなる金
属薄膜表面に選択的に金属露出部分を残して酸化膜を形
成するには、以下の2方法が挙げられる。(Prior Art) Anodic oxidation is a method of forming an oxide film on the surface of a metal by applying a positive potential to the metal in a weakly ionized aqueous solution. For example, the following two methods can be used to form an oxide film while selectively leaving exposed metal parts on the surface of a metal thin film deposited on a semiconductor substrate and forming a wiring pattern.
(1)陽極酸化等を用いて金属薄膜表面全面に酸化膜を
形成した後、レジストパターンを形成し、化学的又は物
理的エツチングにより選択的に酸化膜を除去し、下地の
金属を露出させる。(1) After forming an oxide film on the entire surface of the metal thin film using anodic oxidation or the like, a resist pattern is formed, and the oxide film is selectively removed by chemical or physical etching to expose the underlying metal.
(2)金属薄膜表面上にレジストパターンを形成後、レ
ジストパターンのない部分のみ陽極酸化により選択的に
酸化させる(選択陽極酸化法)。(2) After forming a resist pattern on the surface of the metal thin film, only the portions where there is no resist pattern are selectively oxidized by anodic oxidation (selective anodic oxidation method).
前者の方法はエツチング工程を含むため工程が複雑であ
り、またエツチング時に下地の金属薄膜を傷つけてしま
うという欠点がある。そこで発明者等は後者の選択陽極
酸化法を採用している。The former method has the disadvantage that the process is complicated because it includes an etching step, and that the underlying metal thin film is damaged during etching. Therefore, the inventors adopted the latter selective anodic oxidation method.
しかし、選択陽極酸化法の場合、電圧印加時にレジスト
端部でレジストが絶縁破壊を生じ、またレジストと金属
薄膜との密着性が低いとその間隙に酸化が進行するため
、酸化膜パターンの形状精度が低下してしまう。これは
、集積密度の低下やデバイス設計上の不確定要素の原因
となっている。However, in the case of selective anodic oxidation, dielectric breakdown occurs in the resist at the ends of the resist when voltage is applied, and if the adhesion between the resist and the metal thin film is poor, oxidation progresses in the gap, resulting in the accuracy of the shape of the oxide film pattern. will decrease. This causes a reduction in integration density and uncertainties in device design.
(発明が解決しようとする課題)
本発明は、高形状精度の酸化膜パターンを形成可能な選
択陽極酸化法を提供することを目的とする。(Problems to be Solved by the Invention) An object of the present invention is to provide a selective anodic oxidation method capable of forming an oxide film pattern with high shape accuracy.
[発明の構成コ
(課題を解決するための手段及び作用)上記課題を解決
するために、本発明の選択陽極酸化法は、レジストの電
気抵抗率即ち絶縁性に応じてレジスト膜厚を印加電圧に
対し絶縁破壊しない厚さ以上にすることによって、陽極
酸化時のレジストパターン端部での絶縁破壊を防止して
レジスト下部への酸化膜の形成を抑えるものである。[Structure of the Invention (Means and Effects for Solving the Problems) In order to solve the above problems, the selective anodic oxidation method of the present invention changes the resist film thickness by changing the applied voltage according to the electrical resistivity, that is, the insulation property of the resist. On the other hand, by increasing the thickness to a level that does not cause dielectric breakdown, dielectric breakdown at the ends of the resist pattern during anodic oxidation is prevented and formation of an oxide film on the lower part of the resist is suppressed.
また、本発明の選択陽極酸化法は、レジスト中のガラス
転移点温度以下でポストベーキングを行うか又はポスト
ベーキングを全く行わないことによってレジストと金属
薄膜との密着性を保ち、その間隙から酸化が進行するこ
とを防止するものである。′
(実施例)
以下、本発明の実施例について図面を参照して説明する
。In addition, in the selective anodizing method of the present invention, the adhesion between the resist and the metal thin film is maintained by performing post-baking at a temperature below the glass transition point temperature of the resist, or by not performing post-baking at all, and oxidation is prevented from forming the gap between the resist and the metal thin film. This prevents the disease from progressing. (Example) Hereinafter, an example of the present invention will be described with reference to the drawings.
第1図は、選択陽極酸化法による金属表面への酸化膜形
成の工程である。半導体基板(I3)上にスパッタ法に
よりタンタルからなる金属薄膜(11)を成膜し、金属
薄膜(ll)表面にフェノールノボラック系レジストを
スクリーン印刷し又は塗布・露光・現像してレジスト(
12)パターンを形成する。次に、レジスト(12)中
の現像液・リンス液を除くためにポストベーキングする
。次に、クエン酸からなる弱電離水溶液(15)中に半
導体基板(10)を沈め、白金型の陰極(16)と対向
させて金属薄膜(11)に正電位を印加して陽極酸化を
行う。これによって金属薄膜(11)表面のレジスト(
12)パターンのない部分にのみ選択的に酸化膜(14
)を形成する。その後、レジスト(12)を剥離して、
目的とする形状の酸化膜(14)パターンを有する半導
体基板(10)を得る。FIG. 1 shows the process of forming an oxide film on a metal surface by selective anodic oxidation. A metal thin film (11) made of tantalum is formed on the semiconductor substrate (I3) by a sputtering method, and a phenol novolak resist is screen printed on the surface of the metal thin film (ll) or coated, exposed, and developed to form a resist (11).
12) Form a pattern. Next, post-baking is performed to remove the developer and rinse solution from the resist (12). Next, the semiconductor substrate (10) is submerged in a weakly ionized aqueous solution (15) made of citric acid, and a positive potential is applied to the metal thin film (11) facing the platinum-type cathode (16) to perform anodic oxidation. . This allows the resist (
12) Selective oxide film (14
) to form. After that, the resist (12) is peeled off,
A semiconductor substrate (10) having an oxide film (14) pattern of a desired shape is obtained.
第2図は、陽極酸化による酸化膜(24)形成後の半導
体基板の上面図及び断面図である。電圧印加時にレジス
ト(22)が端部で絶縁破壊を生ずることやレジスト(
22)と金属薄膜(21)との密着性が弱いことからレ
ジスト(22)下部へ酸化膜が入り込んで形成され、酸
化膜異常成長部分(25)が発生する。FIG. 2 is a top view and a cross-sectional view of the semiconductor substrate after the oxide film (24) is formed by anodic oxidation. When voltage is applied, the resist (22) may cause dielectric breakdown at the edges or the resist (22) may
22) and the thin metal film (21), an oxide film is formed under the resist (22), resulting in an abnormally grown oxide film portion (25).
ここで、酸化膜異常成長部分(25)の大きさ(図中記
号Xの長さ)を酸化膜異常成長量と称する。Here, the size of the abnormally grown oxide film portion (25) (length of symbol X in the figure) is referred to as the amount of abnormally grown oxide film.
酸化膜の異常成長を抑止するためには、■レジストの絶
縁破壊強度を向上する
■レジストと金属薄膜との密着性を強め酸化膜のレジス
ト下部への進行を防止する
■陽極酸化時の印加電圧を低減しレジストの絶縁破壊を
防ぐ
などの対策が挙げられる。In order to suppress the abnormal growth of the oxide film, ■Improving the dielectric breakdown strength of the resist ■Strengthening the adhesion between the resist and the metal thin film to prevent the oxide film from progressing to the bottom of the resist ■Applying voltage during anodic oxidation Measures can be taken to reduce this and prevent dielectric breakdown of the resist.
レジストの絶縁破壊強度はレジストの電気抵抗率等の物
性の他、レジストを厚膜化し機械的強度を増すことによ
っても変わる。第3図は印加電圧150Vにて選択陽極
酸化した場合のレジスト膜厚と酸化膜異常成長量の関係
である。レジスト膜厚1μm乃至3μmで陽極酸化する
とレジストが絶縁破壊を起こすため酸化膜の異常成長が
著しいので、レジスト膜厚を4μm以上に補強しなけれ
ばならない。本実施例で使用のレジストは電気抵抗率が
1×1013Ω・μm乃至1×10+4Ω・μmである
が、その電気抵抗率に応じてレジスト膜厚を厚くすれば
同様の絶縁破壊防止の効果が得られる。なお、レジスト
インクはスクリーン印刷・ロール印刷によって、フォト
レジストはポジ型・ネガ型レジストを塗布・露光・現像
してパターンに成膜できる。レジスト膜厚さの制御方法
は各々について以下の手段が採られる。The dielectric breakdown strength of a resist changes not only by its physical properties such as electrical resistivity, but also by increasing the thickness of the resist to increase its mechanical strength. FIG. 3 shows the relationship between the resist film thickness and the amount of abnormal growth of the oxide film when selective anodic oxidation is performed at an applied voltage of 150V. If anodic oxidation is performed with a resist film thickness of 1 μm to 3 μm, the resist will cause dielectric breakdown and abnormal growth of the oxide film will be significant, so the resist film thickness must be reinforced to 4 μm or more. The resist used in this example has an electrical resistivity of 1 x 1013 Ω/μm to 1 x 10+4 Ω/μm, but the same effect of preventing dielectric breakdown can be obtained by increasing the resist film thickness according to the electrical resistivity. It will be done. Note that the resist ink can be formed into a pattern by screen printing or roll printing, and the photoresist can be formed into a pattern by applying, exposing, and developing a positive or negative resist. The following methods are used to control the resist film thickness.
■ロール印刷法では、ローラーの押し込み量でレジスト
膜厚さを制御する
■スクリーン印刷法では、スクリーン厚さがそのままレ
ジスト膜厚さとなる
■フォトレジストを塗布する場合、回転塗布機の回転数
を調整することによってレジスト膜厚さを制御する
なお、塗布技術上の問題から、レジスト膜厚を20μm
以上に成膜することはできない。■In the roll printing method, the resist film thickness is controlled by the amount of push of the roller.■In the screen printing method, the screen thickness becomes the resist film thickness.■When applying photoresist, adjust the rotation speed of the rotary coating machine. The resist film thickness is controlled by controlling the resist film thickness by
It is not possible to form a film in excess of this amount.
−〇 −
第4図はポストベーキング温度と酸化膜異常成長量の関
係である。レジスト膜厚さは10μm1印加電圧は15
0vとした。レジストパターン形成後にポストベーキン
グを行うが、従来はエツチングに耐えうるようレジスト
の構造を緻密化するために、レジスト中のガラス転移点
温度付近の120℃で約5分間行っていた。しかし、レ
ジストの熱変化に伴いと金属薄膜との密着、性が劣化す
るため、レジストと金属薄膜の間隙に酸化が進行し、6
0μm乃至200μmの酸化膜異常成長部分を発生して
いた。従って、ポストベーキング温度をガラス転移点温
度以下とするか又はポストベーキングを全く行わないこ
とによって、レジストの熱変化に伴う密着性劣化を回避
し酸化膜異常成長量を50μm以下に抑えることが可能
である。選択陽極酸化法はエツチングの場合はどレジス
トの強度を必要としないため、低温下でのポストベーキ
ングによる弊害はない。-〇- Figure 4 shows the relationship between the post-baking temperature and the amount of abnormal growth of the oxide film. Resist film thickness is 10 μm 1 Applied voltage is 15
It was set to 0v. Post-baking is performed after resist pattern formation, and in the past, post-baking was performed at 120° C., near the glass transition temperature of the resist, for about 5 minutes in order to make the resist structure dense enough to withstand etching. However, due to thermal changes in the resist, the adhesion and properties with the metal thin film deteriorate, and oxidation progresses in the gap between the resist and the metal thin film.
Abnormally grown oxide film portions of 0 μm to 200 μm were observed. Therefore, by setting the post-baking temperature below the glass transition point temperature or not performing post-baking at all, it is possible to avoid adhesion deterioration due to thermal changes in the resist and suppress the amount of abnormal oxide film growth to 50 μm or less. be. In the case of etching, the selective anodizing method does not require the strength of the resist, so there is no problem with post-baking at low temperatures.
第5図は、ガラス転移点温度以下でレジストをポストベ
ーキングを行い選択陽極した場合の、印加電圧と酸化膜
異常成長量の関係である。レジスト膜厚さは10μmと
した。印加電圧に比例して酸化膜異常成長量が増大する
ことから、印加電圧低減によって酸化膜パターン形状精
度を向上できる。しかし、正常な酸化膜を形成するには
50V以上の印加電圧が必要である。また、上記のレジ
ストの最大塗布厚さ20μmでの絶縁破壊電圧は200
vである。FIG. 5 shows the relationship between the applied voltage and the amount of abnormal growth of the oxide film when the resist is post-baked at a temperature below the glass transition temperature and selectively anodized. The resist film thickness was 10 μm. Since the amount of abnormal growth of the oxide film increases in proportion to the applied voltage, the accuracy of the oxide film pattern shape can be improved by reducing the applied voltage. However, an applied voltage of 50 V or more is required to form a normal oxide film. Furthermore, the dielectric breakdown voltage of the above resist at a maximum coating thickness of 20 μm is 200 μm.
It is v.
以上を総括すれば、膜厚4μm乃至20μmのレジスト
パターンを形成し、110℃以下で約5分間ポストベー
キングを行うかまたはポストベーキングを全く行わない
で、印加電圧50V乃至200vの下で選択陽極酸化す
ることにより、酸化膜異常成長量50μm未満の高形状
精度の酸化膜パターンを形成することができることにな
る。To summarize the above, a resist pattern with a film thickness of 4 μm to 20 μm is formed, and post-baking is performed at 110° C. or lower for about 5 minutes, or selective anodization is performed at an applied voltage of 50 V to 200 V without post-baking at all. By doing so, it is possible to form an oxide film pattern with high shape accuracy and an oxide film abnormal growth amount of less than 50 μm.
なお、金属薄膜としてタンタルの他にアルミニウム、マ
グネシウム、チタン、ニッケル、ニオブを、弱電離水溶
液としてクエン酸の他に酒石酸、ホウ酸を用いても同様
の効果が得られる。Note that similar effects can be obtained by using aluminum, magnesium, titanium, nickel, or niobium in addition to tantalum as the metal thin film, and by using tartaric acid or boric acid in addition to citric acid as the weakly ionized aqueous solution.
[発明の効果]
以上詳記したように本発明によれば、高形状精度の酸化
膜パターンを形成可能な選択陽極酸化法を提供すること
ができる。[Effects of the Invention] As detailed above, according to the present invention, it is possible to provide a selective anodic oxidation method capable of forming an oxide film pattern with high shape accuracy.
第1図は選択陽極酸化法の工程及び装置構成図、第2図
は選択陽極酸化法により金属薄膜上へ酸化膜を形成した
半導体基板の上面図及びそのA−B断面図、第3図はレ
ジスト膜厚と酸化膜異常成長量の関係を示す図、第4図
はポストベーキング温度と酸化膜異常成長量の関係を示
す図、第5図は陽極酸化時の印加電圧と酸化膜異常成長
量の関係を示す図、第6図はエツチングによる酸化膜パ
ターン形成方法の工程図である。
口・・・半導体基板、11・・・金属薄膜、I2・・・
レジスト、13・・・半導体基板、14・・・酸化膜、
15・・・弱電離水溶液、16・・・陰電極、17・・
・電流計、18・・・可変直流電源、21・・・金属薄
膜パターン、22・・・レジスト、24・・・酸化膜、
25・・・酸化膜異常成長部分、61・・・金属薄膜、
62・・・レジスト、63・・・半導体基板、64・・
・酸化膜。 −一 9 −Figure 1 is a process and equipment configuration diagram of selective anodization, Figure 2 is a top view of a semiconductor substrate with an oxide film formed on a metal thin film by selective anodic oxidation, and its A-B sectional view. A diagram showing the relationship between the resist film thickness and the amount of abnormal growth of the oxide film, Figure 4 is a diagram showing the relationship between the post-baking temperature and the amount of abnormal growth of the oxide film, and Figure 5 is a diagram showing the relationship between the applied voltage during anodic oxidation and the amount of abnormal growth of the oxide film. FIG. 6 is a process diagram of a method for forming an oxide film pattern by etching. Mouth...Semiconductor substrate, 11...Metal thin film, I2...
Resist, 13... Semiconductor substrate, 14... Oxide film,
15... Weakly ionized aqueous solution, 16... Cathode, 17...
- Ammeter, 18... Variable DC power supply, 21... Metal thin film pattern, 22... Resist, 24... Oxide film,
25... Abnormal growth part of oxide film, 61... Metal thin film,
62...Resist, 63...Semiconductor substrate, 64...
·Oxide film. -1 9-
Claims (2)
化することにより選択的に金属露出部分を残して酸化膜
を形成する選択陽極酸化法において、レジストの電気抵
抗率に応じてレジスト膜の厚さを調整することを特徴と
する選択陽極酸化法。(1) In the selective anodic oxidation method, in which a resist pattern is formed on a metal surface and then anodized to form an oxide film while selectively leaving exposed metal parts, the thickness of the resist film is determined according to the electrical resistivity of the resist. A selective anodizing method characterized by adjusting.
ス転移点温度以下で行うか又はポストベーキングを全く
行わないことを特徴とする請求項1記載の選択陽極酸化
法。(2) The selective anodizing method according to claim 1, wherein the post-baking of the resist is performed at a temperature below the glass transition point temperature of the resist, or no post-baking is performed at all.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2311454A JPH04183897A (en) | 1990-11-19 | 1990-11-19 | Selective anodic oxidation method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2311454A JPH04183897A (en) | 1990-11-19 | 1990-11-19 | Selective anodic oxidation method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH04183897A true JPH04183897A (en) | 1992-06-30 |
Family
ID=18017414
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2311454A Pending JPH04183897A (en) | 1990-11-19 | 1990-11-19 | Selective anodic oxidation method |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH04183897A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5915172A (en) * | 1996-12-26 | 1999-06-22 | Mitsubishi Denki Kabushiki Kaisha | Method for manufacturing LCD and TFT |
| JP2008045158A (en) * | 2006-08-11 | 2008-02-28 | Yamanashi Prefecture | Surface processing method of metal material and metal substrate using this processing method |
-
1990
- 1990-11-19 JP JP2311454A patent/JPH04183897A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5915172A (en) * | 1996-12-26 | 1999-06-22 | Mitsubishi Denki Kabushiki Kaisha | Method for manufacturing LCD and TFT |
| JP2008045158A (en) * | 2006-08-11 | 2008-02-28 | Yamanashi Prefecture | Surface processing method of metal material and metal substrate using this processing method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2008051860A2 (en) | Anodization | |
| JPH04183897A (en) | Selective anodic oxidation method | |
| JP2005163070A (en) | Etching solution and etching method | |
| JPH03190141A (en) | Thin-film transistor for plate display and manufacture thereof | |
| JP3381977B2 (en) | Master for fine pattern formation | |
| JPH04192423A (en) | Selective anodic oxidation | |
| JPH07125469A (en) | Master plate for fine pattern formation | |
| JPH06280093A (en) | Formation of aluminum anodic oxide | |
| SU1202493A1 (en) | Method of manufacturing integrated circuit | |
| JP2001118517A (en) | Gas discharge panel and method of manufacturing the same | |
| DE2302194C3 (en) | Manufacture of thin-film circuits using photo-etching processes | |
| JPH02130551A (en) | Thin film pattern, its manufacturing method, matrix circuit board and image display device using the same | |
| JPH01152613A (en) | Manufacture of tantalum thin film capacitor | |
| JP2590774B2 (en) | Etching method | |
| JPH04301097A (en) | Method for forming selective oxidation conductive film | |
| JPH11172490A (en) | Insulator thin film and method of manufacturing the same | |
| JPH04356926A (en) | Anode oxidation of thin metal film pattern | |
| JP2738439B2 (en) | Manufacturing method of liquid crystal display device | |
| JPH05203989A (en) | Short-circuit elimination method | |
| JPS63199487A (en) | Manufacture of wiring board | |
| JPH02302016A (en) | Manufacture of tantalum thin-film capacitor | |
| JPH07220623A (en) | Cold cathode electrode and manufacturing method thereof | |
| JPH0815732A (en) | Method for manufacturing thin film transistor panel for liquid crystal display device | |
| JPH042135A (en) | Manufacture of self matching type thin film transistor matrix | |
| JPH0273640A (en) | Manufacturing method of thin film transistor |