JPH0516653B2 - - Google Patents
Info
- Publication number
- JPH0516653B2 JPH0516653B2 JP27800685A JP27800685A JPH0516653B2 JP H0516653 B2 JPH0516653 B2 JP H0516653B2 JP 27800685 A JP27800685 A JP 27800685A JP 27800685 A JP27800685 A JP 27800685A JP H0516653 B2 JPH0516653 B2 JP H0516653B2
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- thin film
- oxygen
- silicon thin
- quartz tube
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000000758 substrate Substances 0.000 claims description 38
- 239000010409 thin film Substances 0.000 claims description 34
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 28
- 239000001301 oxygen Substances 0.000 claims description 28
- 229910052760 oxygen Inorganic materials 0.000 claims description 28
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 20
- 229910052710 silicon Inorganic materials 0.000 claims description 20
- 239000010703 silicon Substances 0.000 claims description 20
- 239000007789 gas Substances 0.000 claims description 18
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 claims description 14
- 239000004065 semiconductor Substances 0.000 claims description 13
- 238000000034 method Methods 0.000 claims description 12
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 claims description 10
- 238000006243 chemical reaction Methods 0.000 claims description 9
- 229910000077 silane Inorganic materials 0.000 claims description 9
- 238000002294 plasma sputter deposition Methods 0.000 claims description 7
- 239000012808 vapor phase Substances 0.000 claims description 7
- 229910052786 argon Inorganic materials 0.000 claims description 5
- 238000005979 thermal decomposition reaction Methods 0.000 claims description 5
- 238000004140 cleaning Methods 0.000 claims description 3
- 239000010453 quartz Substances 0.000 description 19
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 19
- 230000007547 defect Effects 0.000 description 9
- 239000013078 crystal Substances 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 239000010408 film Substances 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 1
- 238000005247 gettering Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000007790 solid phase Substances 0.000 description 1
Landscapes
- Drying Of Semiconductors (AREA)
Description
【発明の詳細な説明】
〔産業上の利用分野〕
この発明は、シリコン薄膜を形成する半導体薄
膜の形成方法に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method for forming a semiconductor thin film, which is a silicon thin film.
一般に、集積回路(以下ICという)の利用分
野は単に電子機器だけに留らず、広く電子機器以
外にまで及び、このような集積回路の利用分野の
拡大に伴つてICの技術開発も急速に進み、最近
ではICのいつそうの高密度化、高速化、小型化
が図られており、たとえばバイポーラ型ICある
いはC−MOS型ICなどの開発が盛んに行なわれ
ている。
In general, the field of use of integrated circuits (hereinafter referred to as IC) is not limited to electronic devices, but also extends to a wide range of non-electronic devices, and as the field of use of integrated circuits expands, the development of IC technology is also rapid. Recently, ICs have become more dense, faster, and smaller, and for example, bipolar ICs and C-MOS ICs are being actively developed.
しかし、これらバイポーラ型あるいはC−
MOS型ICを製造する場合、特性の良好なICを得
るためにエピタキシヤル基板が使用される。この
場合に、不純物のオートドーピングや固相拡散を
いかにして最小限に抑えるかが重要な課題とされ
ており、その対策として、従来シリコン等の半導
体薄膜の低温プロセスにおけるエピタキシヤル成
長が提案されており、たとえばその例として日経
マグロウヒル社発行の雑誌「日経マイクロデバイ
ス」1985年10月号の頁79に記載のような手法があ
り、これは減圧型処理炉内に配設した半導体基板
としての単結晶シリコン基板の表面を、前処理と
してアルゴンのプラズマスパツタリングにより清
浄化し、その後モノシランの熱分解により、清浄
化した基板表面にシリコン薄膜を比較的低温で気
相エピタキシヤル成長させるものである。 However, these bipolar or C-
When manufacturing MOS type ICs, epitaxial substrates are used to obtain ICs with good characteristics. In this case, an important issue is how to minimize autodoping and solid-phase diffusion of impurities, and as a countermeasure, epitaxial growth in a low-temperature process of semiconductor thin films such as silicon has been proposed. For example, there is a method described on page 79 of the October 1985 issue of Nikkei Microdevices, a magazine published by Nikkei McGraw-Hill, which describes the method of processing semiconductor substrates placed in a reduced pressure processing furnace. The surface of a single-crystal silicon substrate is cleaned by argon plasma sputtering as a pretreatment, and then a silicon thin film is vapor-phase epitaxially grown on the cleaned substrate surface at a relatively low temperature by thermal decomposition of monosilane. .
ところがこの場合、基板を処理炉内に配設する
際に、処理炉内部を大気にさらすことになり、減
圧手段により処理炉内を排気、減圧しても、処理
炉内の酸素を完全に除去することができず、処理
炉の壁面や基板表面に酸素分子が付着して残存
し、この残存酸素が基板表面に成長するシリコン
薄膜中に取り込まれるため、シリコン薄膜の結晶
欠陥を誘起して単結晶シリコン基板に対し欠陥密
度は約2倍になり、形成すべきデバイスのpn接
合のリーク電流の増加の原因となり、形成される
シリコン薄膜の比抵抗は30Ω・cm程度にしかなら
ず、高比抵抗のシリコン薄膜を得ることができな
いという問題点がある。
However, in this case, when placing the substrate in the processing furnace, the inside of the processing furnace is exposed to the atmosphere, and even if the inside of the processing furnace is evacuated and depressurized using a pressure reducing means, the oxygen inside the processing furnace cannot be completely removed. Oxygen molecules remain attached to the walls of the processing furnace and the substrate surface, and this residual oxygen is incorporated into the silicon thin film that grows on the substrate surface, inducing crystal defects in the silicon thin film and causing monolayer formation. The defect density is approximately twice that of a crystalline silicon substrate, causing an increase in leakage current of the pn junction of the device to be formed, and the resistivity of the silicon thin film formed is only about 30Ω cm, which is a high resistivity problem. There is a problem that a silicon thin film cannot be obtained.
そこで、この発明は、成長するシリコン薄膜に
取り込まれる酸素を大幅に低減し、結晶欠陥の少
ない高比抵抗のシリコン薄膜を低温で形成できる
ようにすることを技術的課題とする。 Therefore, the technical object of the present invention is to significantly reduce the amount of oxygen taken into the growing silicon thin film and to form a high resistivity silicon thin film with few crystal defects at a low temperature.
この発明は、前記の点に留意してなされたもの
であり、減圧手段により排気、減圧された減圧型
処理炉内に半導体基板を配設し、前記基板上にシ
リコン薄膜を気相エピタキシヤル成長させて形成
する半導体薄膜の形成方法において、前記炉内に
導入したシランガスと残存酸素との反応により前
記炉内の酸素を除去する工程と、前記シランガス
と酸素との反応により前記基板表面に堆積する堆
積物をアルゴンのプラズマスパツタリングにより
除去して前記基板表面を清浄化する工程と、清浄
化した前記基板表面にモノシランの熱分解により
シリコン薄膜を気相エピタキシヤル成長させる工
程を含むことを特徴とする半導体薄膜の形成方法
である。
This invention has been made with the above-mentioned points in mind. A semiconductor substrate is disposed in a reduced pressure processing furnace that is evacuated and depressurized by a pressure reduction means, and a silicon thin film is vapor phase epitaxially grown on the substrate. In the method for forming a semiconductor thin film, the method includes a step of removing oxygen in the furnace by a reaction between silane gas introduced into the furnace and residual oxygen, and a step of depositing on the surface of the substrate by the reaction of the silane gas and oxygen. The method includes the steps of: cleaning the substrate surface by removing deposits by argon plasma sputtering; and growing a silicon thin film on the cleaned substrate surface by vapor phase epitaxial growth by thermal decomposition of monosilane. This is a method for forming a semiconductor thin film.
したがつて、この発明では、半導体基板表面に
シリコン薄膜を気相エピタキシヤル成長させる場
合に、酸素と結合し易いシランガスが減圧型処理
炉内に導入されて処理炉内の残存酸素が除去さ
れ、シランガスと酸素との反応により基板表面に
堆積する堆積物がアルゴンのプラズマスパツタリ
ングにより除去されて基板表面が清浄化されたの
ち、モノシランの熱分解により基板表面にシリコ
ン薄膜が形成される。
Therefore, in the present invention, when growing a silicon thin film on the surface of a semiconductor substrate by vapor phase epitaxial growth, silane gas that easily combines with oxygen is introduced into a reduced pressure processing furnace to remove residual oxygen in the processing furnace. After the deposits deposited on the substrate surface due to the reaction between silane gas and oxygen are removed by argon plasma sputtering and the substrate surface is cleaned, a silicon thin film is formed on the substrate surface by thermal decomposition of monosilane.
このとき、シランガスと残存酸素との反応によ
り処理炉の内壁や基板表面等に付着していた残存
酸素がほとんど除去され、成長するシリコン薄膜
に取り込まれる酸素が大幅に低減され、結晶欠陥
の少ない高比抵抗のシリコン薄膜が形成され、膜
質の良好なシリコン薄膜が得られる。 At this time, the reaction between the silane gas and the residual oxygen removes most of the residual oxygen that had adhered to the inner walls of the processing furnace, the substrate surface, etc., and the amount of oxygen incorporated into the growing silicon thin film is greatly reduced. A silicon thin film with specific resistance is formed, and a silicon thin film with good film quality is obtained.
つぎに、この発明を、その1実施例を示した図
面とともに詳細に説明する。
Next, the present invention will be described in detail with reference to drawings showing one embodiment thereof.
図面は形成装置を示しており、1は減圧型処理
炉としての石英管、2は石英管1の右端部に接続
され石英管1内を排気、減圧する減圧手段、3は
石英管1の左側開口を密閉した蓋体、4は石英管
1内のほぼ中央部に設置された載置台、5は載置
台4上に載置された単結晶シリコン基板、6は石
英管1のほぼ中央部の外側に配置され載置台4お
よび基板5を所定温度に加熱する赤外線ランプ、
7は蓋体3に貫設されて右端部が石英管1内に挿
入されたガス導入管、8は石英管1の左端部の外
側に巻装され高周波電源9による高周波電流が通
流されて導入管7により石英管1内に導入された
アルゴン〔Ar〕ガスをプラズマ化する高周波コ
イル、10は載置台4を介して基板5に負のバイ
アス電圧を印加する直流電源、11は熱電対であ
り、蓋体3に貫設されて石英管1内に挿入され、
載置台4および基板5の温度を検出する。 The drawing shows a forming apparatus, in which 1 is a quartz tube as a reduced-pressure processing furnace, 2 is a pressure reducing means connected to the right end of the quartz tube 1 to exhaust and reduce the pressure inside the quartz tube 1, and 3 is the left side of the quartz tube 1. A lid body with a sealed opening, 4 a mounting table installed approximately at the center of the quartz tube 1, 5 a single crystal silicon substrate placed on the mounting table 4, and 6 an approximately central portion of the quartz tube 1. an infrared lamp disposed outside and heating the mounting table 4 and the substrate 5 to a predetermined temperature;
Reference numeral 7 denotes a gas introduction tube that extends through the lid body 3 and has its right end inserted into the quartz tube 1; 8 is wound around the outside of the left end of the quartz tube 1, and a high-frequency current from a high-frequency power source 9 is passed through the gas introduction tube; A high frequency coil that converts the argon gas introduced into the quartz tube 1 through the introduction tube 7 into plasma, 10 a DC power supply that applies a negative bias voltage to the substrate 5 via the mounting table 4, and 11 a thermocouple. It is inserted through the lid body 3 and into the quartz tube 1,
The temperatures of the mounting table 4 and the substrate 5 are detected.
そして、前記した装置により基板5の表面にシ
リコン薄膜を形成する場合、減圧手段2により石
英管1内を1×10-6Torrまで排気、減圧し、ラ
ンプ6により基板5を載置台4ごと700〜900℃に
加熱したのち、直流電源10により基板5に−
300Vのバイアス電圧を印加し、導入管7より100
c.c./分の流量でArガスを石英管1内に導入し、
石英管1内の圧力を0.1Torrで安定させる。 When forming a silicon thin film on the surface of the substrate 5 using the above-mentioned apparatus, the inside of the quartz tube 1 is evacuated and depressurized to 1×10 -6 Torr by the pressure reducing means 2, and the substrate 5 is placed on the mounting table 4 by the lamp 6 at a pressure of 700 Torr. After heating to ~900°C, -
Apply a bias voltage of 300V and
Ar gas was introduced into the quartz tube 1 at a flow rate of cc/min,
The pressure inside the quartz tube 1 is stabilized at 0.1 Torr.
さらに、電源9により13.56MHz、50Wの高周
波電力をコイル8に与えて石英管1内のArガス
をプラズマ化し、Arのプラズマスパツタリング
により5分間基板5の表面を清浄化したのち、直
流電源10によるバイアス印加および電源9によ
るコイル8への通電を停止し、Arガスに代えて
モノシランガス〔SiH4〕を導入管7より石英管
1内に導入し、SiH4による残存酸素のゲツタリ
ング、すなわちSiH4と残存酸素との反応による
石英管1の内壁や基板5に付着した残存酸素の除
去を行なう。 Furthermore, a high frequency power of 13.56 MHz and 50 W is applied to the coil 8 from the power source 9 to turn the Ar gas in the quartz tube 1 into plasma, and after cleaning the surface of the substrate 5 for 5 minutes by Ar plasma sputtering, the DC power source The bias application by 10 and the power supply to the coil 8 by the power supply 9 are stopped, and monosilane gas [SiH 4 ] is introduced into the quartz tube 1 from the introduction tube 7 instead of Ar gas, and the gettering of residual oxygen by SiH 4 , that is, SiH The residual oxygen adhering to the inner wall of the quartz tube 1 and the substrate 5 is removed by the reaction between 4 and the residual oxygen.
つぎに、SiH4と酸素との反応により基板5の
表面に堆積する堆積物を、前記したArのプラズ
マスパツタリングと同様のArプラズマスパツタ
リングにより除去して基板5の表面を清浄化し、
その後Arガスに代えて導入管7よりSiH4を再び
導入し、SiH4の熱分解により、清浄化した基板
5の表面に所定膜厚シリコン〔Si〕薄膜を気相エ
ピタキシヤル成長させる。 Next, deposits deposited on the surface of the substrate 5 due to the reaction between SiH 4 and oxygen are removed by Ar plasma sputtering similar to the Ar plasma sputtering described above, and the surface of the substrate 5 is cleaned.
Thereafter, SiH 4 is again introduced from the introduction pipe 7 in place of the Ar gas, and by thermal decomposition of the SiH 4 , a silicon [Si] thin film with a predetermined thickness is grown by vapor phase epitaxial growth on the surface of the cleaned substrate 5.
このとき、基板5の表面に形成されたSi薄膜の
酸素濃度、欠陥密度、比抵抗を測定した結果、そ
れぞれ5×1018cm-3、6×104cm-3、100Ω・cmと
なり、前記した従来の方法により形成されたSi薄
膜の酸素濃度、欠陥密度、比抵抗が、それぞれ4
×1019cm-3、1×105cm-3、30Ω・cmであるのに対
し、酸素濃度はほぼ1桁減少し、膜中の酸素によ
り誘起される結晶欠陥の欠陥密度も約半分にな
り、結晶欠陥の少ない高比抵抗のSi薄膜が得られ
る。 At this time, the oxygen concentration, defect density, and specific resistance of the Si thin film formed on the surface of the substrate 5 were measured and found to be 5×10 18 cm -3 , 6×10 4 cm -3 , and 100 Ω・cm, respectively. The oxygen concentration, defect density, and specific resistance of the Si thin film formed by the conventional method were 4.
×10 19 cm -3 , 1 × 10 5 cm -3 , 30Ω・cm, whereas the oxygen concentration decreased by almost an order of magnitude, and the defect density of crystal defects induced by oxygen in the film was also approximately halved. As a result, a high resistivity Si thin film with few crystal defects can be obtained.
なお、前記実施例では、SiH4により石英管1
内の残存酸素のゲツタリングを行なつたが、ジシ
ランガス〔Si2H6〕等の高次シランガス
〔SinH2o+2;n≧2〕により残存酸素のゲツタリ
ングを行なつてもよいことは勿論である。 In addition, in the above embodiment, the quartz tube 1 was
However, it is of course possible to getter the residual oxygen using a higher-order silane gas [SinH 2o+2 ; n≧2] such as disilane gas [Si 2 H 6 ]. .
以上のように、この発明の半導体薄膜の形成方
法によると、シランガスと残存酸素との反応によ
り石英管1の内壁や基板5の表面等に付着してい
た残存酸素が除去されるため、成長するSi薄膜に
取り込まれる酸素を大幅に低減することができ、
結晶欠陥の少ない高比抵抗のSi薄膜を700〜900℃
という低温で形成することができ、膜質の良好な
Si薄膜を得ることができ、特性の優れたICの製造
が可能となり、IC作製技術として非常に有利で
ある。
As described above, according to the method for forming a semiconductor thin film of the present invention, the residual oxygen adhering to the inner wall of the quartz tube 1, the surface of the substrate 5, etc. is removed by the reaction between the silane gas and the residual oxygen, so that the semiconductor thin film grows. Oxygen taken into the Si thin film can be significantly reduced.
High resistivity Si thin film with few crystal defects at 700-900℃
It can be formed at low temperatures such as
It is possible to obtain a Si thin film and manufacture ICs with excellent characteristics, making it extremely advantageous as an IC manufacturing technology.
図面は、この発明の半導体薄膜の形成方法の1
実施例の一部切断正面図である。
1……石英管、2……減圧手段、5……基板。
The drawing shows 1 of the method for forming a semiconductor thin film of the present invention.
FIG. 3 is a partially cutaway front view of the embodiment. 1...quartz tube, 2...pressure reduction means, 5...substrate.
Claims (1)
炉内に半導体基板を配設し、前記基板上にシリコ
ン薄膜を気相エピタキシヤル成長させて形成する
半導体薄膜の形成方法において、前記炉内に導入
したシランガスと残存酸素との反応により前記炉
内の酸素を除去する工程と、前記シランガスと酸
素との反応により前記基板表面に堆積する堆積物
をアルゴンのプラズマスパツタリングにより除去
して前記基板表面を清浄化する工程と、清浄化し
た前記基板表面にモノシランの熱分解によりシリ
コン薄膜を気相エピタキシヤル成長させる工程を
含むことを特徴とする半導体薄膜の形成方法。1. In a method for forming a semiconductor thin film, in which a semiconductor substrate is disposed in a reduced pressure processing furnace that is evacuated and depressurized by a pressure reduction means, and a silicon thin film is formed on the substrate by vapor phase epitaxial growth, a step of removing oxygen in the furnace by a reaction between the silane gas and residual oxygen; and a step of removing deposits deposited on the substrate surface due to the reaction of the silane gas and oxygen by argon plasma sputtering to remove the substrate surface. 1. A method for forming a semiconductor thin film, comprising the steps of: cleaning the surface of the substrate; and vapor-phase epitaxial growth of a silicon thin film on the surface of the cleaned substrate by thermal decomposition of monosilane.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP27800685A JPS62137820A (en) | 1985-12-12 | 1985-12-12 | Formation of semiconductor thin film |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP27800685A JPS62137820A (en) | 1985-12-12 | 1985-12-12 | Formation of semiconductor thin film |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62137820A JPS62137820A (en) | 1987-06-20 |
| JPH0516653B2 true JPH0516653B2 (en) | 1993-03-05 |
Family
ID=17591316
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP27800685A Granted JPS62137820A (en) | 1985-12-12 | 1985-12-12 | Formation of semiconductor thin film |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62137820A (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20010044998A (en) * | 1999-11-02 | 2001-06-05 | 박종섭 | method for cleaning apparatus for doping dopant |
-
1985
- 1985-12-12 JP JP27800685A patent/JPS62137820A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62137820A (en) | 1987-06-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5119541A (en) | Wafer succeptor apparatus | |
| US5250149A (en) | Method of growing thin film | |
| Kunii et al. | Solid-phase epitaxy of CVD amorphous Si film on crystalline Si | |
| US5122482A (en) | Method for treating surface of silicon | |
| JPH08236462A (en) | Vapor growth method | |
| JPS5884111A (en) | Improved plasma deposition for silicon | |
| JPH05259091A (en) | Method for manufacturing semiconductor device | |
| JP3038524B2 (en) | Semiconductor manufacturing equipment | |
| JPH0516653B2 (en) | ||
| JPS59124124A (en) | Manufacture of semiconductor device | |
| JPH04258115A (en) | Manufacture of semiconductor substrate | |
| JP3157280B2 (en) | Method for manufacturing semiconductor device | |
| JP2771636B2 (en) | Selective epitaxial growth method | |
| KR20010062215A (en) | Single crystal silicon layer, its epitaxial growth method and semiconductor device | |
| JP2609844B2 (en) | Epitaxy growth method | |
| JPH0737822A (en) | Chemical vapor deposition apparatus and method for forming semiconductor thin film | |
| JPH01144620A (en) | Semiconductor growth device | |
| JPH06104193A (en) | Method and apparatus for vapor phase growth of compound semiconductor crystal | |
| JPH0660401B2 (en) | Silicon thin film manufacturing method | |
| JP2961188B2 (en) | Method for manufacturing SOI substrate | |
| JP2514359Y2 (en) | Vacuum baking device for susceptor purification | |
| JPS6341014A (en) | Epitaxial growth method | |
| JPS6054443A (en) | Plasma vapor phase growth device | |
| JPH01152719A (en) | Formation of soi structure | |
| JPH058671Y2 (en) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |