JPH0584075B2 - - Google Patents
Info
- Publication number
- JPH0584075B2 JPH0584075B2 JP59069371A JP6937184A JPH0584075B2 JP H0584075 B2 JPH0584075 B2 JP H0584075B2 JP 59069371 A JP59069371 A JP 59069371A JP 6937184 A JP6937184 A JP 6937184A JP H0584075 B2 JPH0584075 B2 JP H0584075B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- etching
- cavity surface
- gaas
- semiconductor laser
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/02—Structural details or components not essential to laser action
- H01S5/0201—Separation of the wafer into individual elements, e.g. by dicing, cleaving, etching or directly during growth
- H01S5/0203—Etching
Landscapes
- Semiconductor Lasers (AREA)
- Weting (AREA)
Description
【発明の詳細な説明】
産業上の利用分野
本発明は半導体レーザ装置の製造方法に関する
ものである。DETAILED DESCRIPTION OF THE INVENTION Field of Industrial Application The present invention relates to a method for manufacturing a semiconductor laser device.
従来例の構成とその問題点
GaAsがGaAlAs系の化合物半導体の化学エツ
チングは以前から研究されており、そのエツチン
グ特性については数多くの報告がある。エツチヤ
ント、エツチング速度、GaAsあるいはGaAlAs
の選択エツチング液、エツチングプロフアイルな
どについてその詳細が知られている。このような
化学エツチング技術を用いてGaAsの表面処理や
GaAs/GaAlAsから成るウエハの選択エツチン
グが行なわれてきた。さらに、半導体レーザなど
のキヤビテイ面の作製にもこのような技術が利用
されてきた。Structure of conventional example and its problems Chemical etching of GaAs-GaAlAs-based compound semiconductors has been studied for some time, and there are many reports on its etching characteristics. Etchant, etch rate, GaAs or GaAlAs
The details of the selected etching solution, etching profile, etc. are known. Using such chemical etching technology, surface treatment of GaAs and
Selective etching of GaAs/GaAlAs wafers has been performed. Furthermore, such techniques have also been used to fabricate cavity surfaces for semiconductor lasers and the like.
半導体レーザは一般にへき開法によつてキヤビ
テイ面を形成しているが、光ICなどのように半
導体レーザとデイテクターや駆動回路などの素子
とをモノリシツクに集積化しようとする場合、へ
き開法は全く用いることはできない。そのため
に、化学エツチング法によるウエツトエツチ法や
リアクテイブイオンエツチ(RIE)などによるド
ライエツチ法が研究されている。量産化や信頼性
を考慮すると化学エツチング法が優れており、そ
の容易さから、いろいろな方法によるキヤビテイ
面の作製が試みられてきた。化学エツチング法に
よるキヤビテイ面の作製で問題となることは、キ
ヤビテイ面の垂直性と表面の平坦性である。 Semiconductor lasers generally use the cleavage method to form the cavity surface, but when attempting to monolithically integrate semiconductor lasers and elements such as detectors and drive circuits, such as in optical ICs, the cleavage method is not used at all. It is not possible. For this purpose, wet etching methods using chemical etching methods and dry etching methods using reactive ion etching (RIE) are being studied. Chemical etching is superior in terms of mass production and reliability, and because of its ease, various methods have been tried to fabricate the cavity surface. Problems in producing a cavity surface by chemical etching are the perpendicularity of the cavity surface and the flatness of the surface.
第1図a,bにキヤビテイ面の傾きθと規格化
された反射率との関係を示す。これからもわかる
ようにキヤビテイ面が約5゜傾くだけで反射率は50
%も減少してしまうため、しきい値の上昇や外部
微分量子効率の低下につながる。さらにキヤビテ
イ面の表面の荒れによつて反射率は著しく低下す
る。従来の化学エツチング法によつて作製された
レーザではこのような問題のためにへき開法に比
べてしきい値電流密度が高く連続発振が極めて困
難な状況にあつた。 Figures 1a and 1b show the relationship between the inclination θ of the cavity surface and the normalized reflectance. As you can see, if the cavity surface is tilted by about 5 degrees, the reflectance will be 50.
% also decreases, leading to an increase in the threshold value and a decrease in external differential quantum efficiency. Furthermore, the reflectance is significantly reduced due to the roughness of the cavity surface. Due to these problems, lasers fabricated by the conventional chemical etching method have a higher threshold current density than the cleavage method, making continuous oscillation extremely difficult.
発明の目的
本発明は上記欠点に鑑み、エツチング法によつ
て垂直かつ平坦なキヤビテイ面を有する半導体レ
ーザ装置の製造方法を提供するものである。OBJECTS OF THE INVENTION In view of the above drawbacks, the present invention provides a method for manufacturing a semiconductor laser device having a vertical and flat cavity surface by an etching method.
発明の構成
この目的を達成するために本発明の半導体レー
ザ装置の製造方法は、キヤツプ層の上にGaAlAs
層を形成した後、このGaAlAs層上に<011>方
向の開孔端を有するマスクを形成し、この開孔部
を通してエツチングを行つてキヤビテイ面を形成
することから形成されている。Structure of the Invention In order to achieve this object, the method for manufacturing a semiconductor laser device of the present invention includes forming GaAlAs on the cap layer.
After forming the GaAlAs layer, a mask having an opening end in the <011> direction is formed on the GaAlAs layer, and etching is performed through the opening to form a cavity surface.
実施例の説明
以下、本発明の実施例について図面を参照しな
がら説明する。第2図は(100)GaAs基板上に
Ga1-xAlxAs層を成長させ<011>方向に沿つたス
トライプ状のマスクを通してエツチングを行なつ
た時のエツチングプロフアイルの傾き角について
の実験結果を示している。傾き角θ1およびθ2は
AlAs混晶比によつて大きく変化している。xの
値が0.2近傍および0.4近傍では傾き角θ1は約90゜と
なる。一方、GaAs基板との界面に生じる角θ2は
x<0.1およびx〜0.4のところでほぼ0となつて
いる。xが0.4の近傍にある場合に注目してみる
とθ1〜90゜でθ2〜0゜となり、エツチング端面は垂直
かつ平坦な面となる。この結果を半導体レーザに
応用するとへき開面とほぼ等価なキヤビテイ面が
得られることになる。実施例の一つとして第2図
の結果からクラツドのAlAs混晶比を0.4としてそ
の作製法を説明する。DESCRIPTION OF EMBODIMENTS Hereinafter, embodiments of the present invention will be described with reference to the drawings. Figure 2 is on a (100) GaAs substrate.
The graph shows experimental results regarding the tilt angle of the etching profile when a Ga 1-x Al x As layer was grown and etched through a striped mask along the <011> direction. The tilt angles θ 1 and θ 2 are
It changes greatly depending on the AlAs mixed crystal ratio. When the value of x is around 0.2 and 0.4, the inclination angle θ 1 is about 90°. On the other hand, the angle θ 2 generated at the interface with the GaAs substrate becomes approximately 0 at x<0.1 and x˜0.4. When x is in the vicinity of 0.4, θ 1 to 90° becomes θ 2 to 0°, and the etched end surface becomes a vertical and flat surface. If this result is applied to a semiconductor laser, a cavity surface almost equivalent to a cleavage surface can be obtained. As an example, a manufacturing method will be explained based on the results shown in FIG. 2, with the AlAs mixed crystal ratio of the cladding being set to 0.4.
第3図aに示すように、n型GaAs(100)基板
1上にn型Ga0.6Al0.4Asクラツド層2、GaAs活
性層3、p型Ga0.6Al0.4Asクラツド層4およびp
型GaAsキヤツプ層5を連続的に成長させる。 As shown in FIG. 3a, an n-type GaAs (100) substrate 1 is coated with an n-type Ga 0.6 Al 0.4 As cladding layer 2, a GaAs active layer 3, a p-type Ga 0.6 Al 0.4 As cladding layer 4, and a p-type GaAs (100) substrate 1.
A type GaAs cap layer 5 is continuously grown.
一般に半導体レーザはこのような4層構造から
成り、従来の化学エツチング法では、最上層のp
型GaAsキヤツプ層5上にストライプ状のフオト
マスク6を<011>方向に沿つて形成し、そのマ
スクを通してGaAs基板1までエツチングを行な
つていた。この方法では第3図bに示すように逆
メサ状のエツチングプロフアイルとなり、垂直な
キヤビテイ面が得られない。これは第2図の結果
からも説明できる。 Semiconductor lasers generally have a four-layer structure like this, and conventional chemical etching methods cannot remove the top layer p.
A striped photomask 6 was formed on the type GaAs cap layer 5 along the <011> direction, and the GaAs substrate 1 was etched through the mask. This method results in an inverted mesa-like etching profile as shown in FIG. 3b, and a vertical cavity surface cannot be obtained. This can also be explained from the results shown in FIG.
第4図は傾き角θ1とθ2からエツチングプロフア
イルを説明するものである。すなわち、p型
GaAsキヤツプ層5上では表面に対してθ1=65゜の
逆メサ状となり、p型GaAsキヤツプ層5とp型
Ga0.6Al0.4Asクラツド層4との間の角θ2=0゜であ
ることから第4図に示すように角65゜の逆メサ形
状となり、決して垂直なキヤビテイ面が得られな
い。そこで、本発明では、p型GaAsキヤツプ層
5上にその液晶比yが0.4≦y≦0.5である第
5Ga1-yAlyAs層7を設け、(第5図a)、その上に
ストライプ状のフオトマスク6を<011>方向に
沿つて形成し、そのマスクを通してGaAs基板1
までエツチングを行なう(第5図b)。 FIG. 4 explains the etching profile from the angles of inclination θ 1 and θ 2 . That is, p-type
On the GaAs cap layer 5, there is an inverted mesa shape with θ 1 = 65° with respect to the surface, and the p-type GaAs cap layer 5 and p-type
Since the angle θ 2 with the Ga 0.6 Al 0.4 As cladding layer 4 is 0°, an inverted mesa shape with an angle of 65° is formed as shown in FIG. 4, and a vertical cavity surface is never obtained. Therefore, in the present invention, a layer having a liquid crystal ratio y of 0.4≦y≦0.5 is provided on the p-type GaAs cap layer 5.
A 5Ga 1-y Al y As layer 7 is provided (FIG. 5a), a striped photomask 6 is formed on it along the <011> direction, and a GaAs substrate 1 is formed through the mask.
Etching is performed up to (Fig. 5b).
本発明の一実施例として、第5層7のAlAs混
晶比y=0.5、両クラツド層2,4のx=0.4とし
てエピウエハを作製し、ストライプ状のフオトマ
スク6を通じて1H2SO4:8H2O2:1H2O(20℃)
の条件で基板1までエツチングを行なつた。 As an example of the present invention, an epitaxial wafer was prepared with AlAs mixed crystal ratio y=0.5 in the fifth layer 7 and x=0.4 in both cladding layers 2 and 4, and 1H 2 SO 4 :8H 2 was formed through a striped photomask 6. O2 : 1H2O (20℃)
Etching was performed up to substrate 1 under the following conditions.
第6図は第1図の結果に基づいて本発明のエツ
チングプロフアイルを説明したものである。第
5Ga0.5Al0.5As層は傾きθ1=65゜で逆メサ状となる
がp型GaAsキヤツプ層5の界面でθ2=25゜とな
る。θ1=65゜、θ2=25゜となることからp型GaAsキ
ヤツプ層5の端面ですでに垂直となり、両クラツ
ド層を0.4としているためにp型キヤツプ層と同
様、基板までその垂直性が保たれる。 FIG. 6 illustrates the etching profile of the present invention based on the results shown in FIG. No.
The 5Ga 0.5 Al 0.5 As layer has an inclination θ 1 =65° and has an inverted mesa shape, but at the interface of the p-type GaAs cap layer 5, the angle becomes θ 2 =25°. Since θ 1 = 65° and θ 2 = 25°, it is already vertical at the end face of the p-type GaAs cap layer 5, and since both clad layers are set at 0.4, its verticality extends to the substrate as well as the p-type cap layer. is maintained.
エツチングによるキヤビテイ面の作製後、第
5GaAlAs層7を選択的に除去し、露出したp型
GaAsキヤツプ層5上に正電極8を、さらに基板
側に負電極9を形成した後、エツチングを行なつ
た溝のところでブレイクして第7図に示すような
半導体レーザ素子を得る。 After creating the cavity surface by etching, the
5GaAlAs layer 7 is selectively removed and the exposed p-type
After forming a positive electrode 8 on the GaAs cap layer 5 and a negative electrode 9 on the substrate side, a semiconductor laser device as shown in FIG. 7 is obtained by breaking at the etched groove.
第7図の半導体レーザ素子の光出力−電流特性
を第8図に示す。連続発振で非常に高歩留で得ら
れており、典型的な発振しきい値は72mA(へき
開法では70mA)で微分量子効率は片面当り29%
(へき開法では30%)とへき開法とほとんど差の
ない特性が得られた。 FIG. 8 shows the optical output-current characteristics of the semiconductor laser device shown in FIG. 7. Achieved with very high yield through continuous oscillation, with a typical oscillation threshold of 72 mA (70 mA for the cleavage method) and a differential quantum efficiency of 29% per side.
(30% for the cleavage method), properties with almost no difference from the cleavage method were obtained.
発明の効果
本発明の特徴は接合面に垂直かつ鏡面のキヤビ
テイ面を化学エツチング法によつて作製できると
いうことである。このようにへき開面と等価なキ
ヤビテイ面が化学エツチング法によつて得られる
ことのメリツトは同一基板上に他の素子と一体化
しやすいこと、シヨートキヤビテイレーザが作製
できること、レーザ端面の保護膜形成がバツチ処
理でできること、特性の検査がウエハのままでで
きることなどがあげられその実用的効果は大なる
ものがある。Effects of the Invention A feature of the present invention is that a cavity surface that is perpendicular to the bonding surface and has a mirror surface can be produced by chemical etching. The advantages of obtaining a cavity plane equivalent to a cleavage plane by chemical etching are that it is easy to integrate with other elements on the same substrate, that short cavity lasers can be fabricated, and that a protective film can be formed on the laser end face. It has great practical effects, such as being able to perform batch processing and testing the characteristics of the wafer as it is.
第1図a,bはキヤビテイ面の傾きと反射率と
の関係を示す図、第2図は(100)GaAs基板上
にGa1-xAlxAs層を成長させ<011>方向に沿つた
ストライプ状のマスクを通してエツチングを行な
つた時のエツチング端面の傾き角を示す図、第3
図a,bは従来のGaAsキヤツプ層からエツチン
グを行なうキヤビテイ面の製造方法を示す図、第
4図は端面の傾きを説明するための模写図、第5
図a,bは本発明による半導体レーザのエツチン
グによるキヤビテイ面の製造方法を示す図、第6
図は同半導体レーザの端面の傾きを説明するため
の模写図、第7図は本発明の製造方法によつて作
製された半導体レーザの斜視図、第8図は同半導
体レーザの光出力−電流特性を示す図である。
1……n型GaAs(100)基板、2……n型Ga0.6
Al0.4Asクラツド層、3……GaAs活性層、4……
p型Ga0.6Al0.4Asクラツド層、5……p型GaAs
キヤツプ層、6……フオトマスク、7……第
5Ga0.5Al0.5As層、8……正電極、9……負電極。
Figures 1a and b are diagrams showing the relationship between the inclination of the cavity plane and the reflectance, and Figure 2 is a graph showing the relationship between the inclination of the cavity surface and the reflectance. Figure 3 shows the inclination angle of the etched end surface when etching is performed through a striped mask.
Figures a and b are diagrams showing a conventional method for manufacturing a cavity surface by etching from a GaAs cap layer, Figure 4 is a schematic diagram for explaining the inclination of the end face, and Figure 5 is a schematic diagram for explaining the inclination of the end face.
Figures a and b are diagrams showing a method for manufacturing a cavity surface by etching a semiconductor laser according to the present invention;
The figure is a schematic diagram for explaining the inclination of the end face of the semiconductor laser, FIG. 7 is a perspective view of a semiconductor laser manufactured by the manufacturing method of the present invention, and FIG. 8 is an optical output-current of the semiconductor laser. FIG. 3 is a diagram showing characteristics. 1...n-type GaAs (100) substrate, 2...n-type Ga 0.6
Al 0.4 As clad layer, 3...GaAs active layer, 4...
p-type Ga 0.6 Al 0.4 As cladding layer, 5... p-type GaAs
Cap layer, 6...Photomask, 7th...
5Ga 0.5 Al 0.5 As layer, 8... Positive electrode, 9... Negative electrode.
Claims (1)
をはさむGa0.6Al0.4Asクラツド層を形成し、さら
に前記クラツド層の上にキヤツプ層を形成した
後、前記キヤツプ層のさらに上に混晶比yが0.4
≦y≦0.5であるGa1-yAlyAs層を形成し、前記
Ga1-yAlyAs層上に<011>方向の開孔端をもつマ
スクを形成し、硫酸、過酸化水素水および水より
なるエツチング液により前記開孔部を通して前記
GaAs基板までエツチングを行つて垂直かつ平坦
なキヤビテイ面を形成することを特徴とする半導
体レーザ装置の製造方法。1 Form an active layer and a Ga 0.6 Al 0.4 As clad layer sandwiching the active layer on a (100) GaAs substrate, further form a cap layer on the clad layer, and then form a mixed crystal layer on the cap layer. Ratio y is 0.4
A Ga 1-y Al y As layer with ≦y≦0.5 is formed, and the
A mask with an opening end in the <011> direction is formed on the Ga 1-y Al y As layer, and the etching solution is etched through the opening using an etching solution consisting of sulfuric acid, hydrogen peroxide, and water.
A method of manufacturing a semiconductor laser device characterized by etching down to the GaAs substrate to form a vertical and flat cavity surface.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59069371A JPS60213073A (en) | 1984-04-06 | 1984-04-06 | Manufacture of semiconductor laser device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59069371A JPS60213073A (en) | 1984-04-06 | 1984-04-06 | Manufacture of semiconductor laser device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60213073A JPS60213073A (en) | 1985-10-25 |
| JPH0584075B2 true JPH0584075B2 (en) | 1993-11-30 |
Family
ID=13400629
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59069371A Granted JPS60213073A (en) | 1984-04-06 | 1984-04-06 | Manufacture of semiconductor laser device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60213073A (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63142885A (en) * | 1986-12-05 | 1988-06-15 | Matsushita Electric Ind Co Ltd | Manufacture of semiconductor laser device |
| JPH02209782A (en) * | 1989-02-09 | 1990-08-21 | Hikari Keisoku Gijutsu Kaihatsu Kk | Manufacture of ridge waveguide |
-
1984
- 1984-04-06 JP JP59069371A patent/JPS60213073A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60213073A (en) | 1985-10-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2958084B2 (en) | Method for manufacturing mesa-type semiconductor substrate | |
| CA1247947A (en) | Method of manufacturing semiconductor device | |
| US4426701A (en) | Constricted double heterostructure semiconductor laser | |
| JPH0584075B2 (en) | ||
| JP4226515B2 (en) | Manufacturing method of semiconductor device | |
| JPS6237911B2 (en) | ||
| US4523318A (en) | Semiconductor laser having high manufacturing yield | |
| JPH067622B2 (en) | Method for manufacturing semiconductor laser device | |
| JPH0556675B2 (en) | ||
| JP3108183B2 (en) | Semiconductor laser device and method of manufacturing the same | |
| JPS6142186A (en) | Manufacturing method of semiconductor laser device | |
| JPH07312462A (en) | Method for manufacturing surface emitting laser diode and surface emitting laser diode | |
| US4097819A (en) | Semiconductor laser | |
| JPS6142185A (en) | Manufacture of semiconductor laser device | |
| JPS6184888A (en) | Buried hetero semiconductor laser | |
| KR100388531B1 (en) | Fabricating method of semiconductor laser diode with i type ridge | |
| JPS6142184A (en) | Manufacture of semiconductor laser device | |
| JPH11274657A (en) | Semiconductor laser and manufacture thereof | |
| JPS62179790A (en) | semiconductor laser | |
| JPS6140034A (en) | Chemical etching method for semiconductor device | |
| JPS58178583A (en) | semiconductor laser | |
| JPH0661582A (en) | Method of manufacturing semiconductor laser device | |
| JPH02209782A (en) | Manufacture of ridge waveguide | |
| JPS6140079A (en) | Manufacturing method of semiconductor laser device | |
| JPH0897501A (en) | Method for manufacturing semiconductor device |