JPH0691170B2 - Base metal plate for semiconductor devices - Google Patents
Base metal plate for semiconductor devicesInfo
- Publication number
- JPH0691170B2 JPH0691170B2 JP14992286A JP14992286A JPH0691170B2 JP H0691170 B2 JPH0691170 B2 JP H0691170B2 JP 14992286 A JP14992286 A JP 14992286A JP 14992286 A JP14992286 A JP 14992286A JP H0691170 B2 JPH0691170 B2 JP H0691170B2
- Authority
- JP
- Japan
- Prior art keywords
- metal plate
- base metal
- plate
- ceramic plate
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Description
【発明の詳細な説明】 〔産業上の利用分野〕 この発明は半導体装置に関し、特にベース金属板上にセ
ラミック製絶縁板を介して半導体素子を搭載し樹脂封止
してなる半導体装置のベース金属板に関するものであ
る。Description: TECHNICAL FIELD The present invention relates to a semiconductor device, and more particularly to a base metal of a semiconductor device in which a semiconductor element is mounted on a base metal plate via a ceramic insulating plate and resin-sealed. It is about boards.
第2図はこの従来のこの種の半導体装置を示し、図にお
いて、1は筺体、2は外部からの電気信号を送受するた
めの外部端子、3は回路間を接続するためのプリント基
板、4はプリント基板3上に搭載された半導体部品、5
はプリント基板3と接続された半導体素子、6は筺体1
に固定されたベース金属板、7は半導体素子5とベース
金属板6との間に挿入されこれらの絶縁するセラミック
板、8は回路構成部品2〜5を被覆して電気絶縁するモ
ールド樹脂である。FIG. 2 shows this conventional semiconductor device of this type. In the figure, 1 is a housing, 2 is an external terminal for transmitting and receiving an electrical signal from the outside, 3 is a printed circuit board for connecting between circuits, 4 Is a semiconductor component mounted on the printed circuit board 5,
Is a semiconductor element connected to the printed circuit board 3, and 6 is a housing 1
Is a base metal plate fixed to the substrate, 7 is a ceramic plate inserted between the semiconductor element 5 and the base metal plate 6 to insulate them, and 8 is a molding resin for covering the circuit components 2 to 5 and electrically insulating them. .
このような半導体装置のベース金属板では、回路構成部
品2〜5との絶縁は、半導体素子5からセラミック板7
の端面までの距離と,セラミック板7の厚みを加えた距
離とによりたもたれており、絶縁効果が弱いため、全体
をモールド樹脂8で被覆して絶縁効果をあげている。In the base metal plate of such a semiconductor device, insulation from the circuit components 2 to 5 is performed from the semiconductor element 5 to the ceramic plate 7.
Since it has a weak insulation effect due to the distance to the end surface of the ceramic plate and the distance obtained by adding the thickness of the ceramic plate 7, the whole is covered with the molding resin 8 to enhance the insulation effect.
従来の半導体装置のベース金属板は以上のように構成さ
れているので、モールド樹脂8のセラミック板7との接
着力が弱く、また樹脂8の膨張率,収縮率がセラミック
板7,ベース金属板6のそれとは異なり、このため低温,
高温の繰り返しにより、モールド樹脂8とセラミック板
7及び金属板5との間に隙間が生じたりして半導体素子
5と金属板6との間で放電するなどの問題点があった。Since the base metal plate of the conventional semiconductor device is configured as described above, the adhesive force between the molding resin 8 and the ceramic plate 7 is weak, and the expansion and contraction rates of the resin 8 are the ceramic plate 7, the base metal plate. Therefore, unlike that of 6, low temperature,
Due to repeated high temperatures, there is a problem that a gap is formed between the mold resin 8 and the ceramic plate 7 and the metal plate 5 to cause discharge between the semiconductor element 5 and the metal plate 6.
また第3図に示す実開昭56−19039号公報の他の従来の
半導体装置においては、半導体素子周縁から絶縁板22の
金属板21との接点までの絶縁板22表面の距離を増大し
て、充填樹脂と絶縁板22の界面の絶縁耐力を増大するこ
とが目的とされており、絶縁板22の端縁が全て絶縁板底
部周辺浮上用溝28の上に張り出して角隅部を増している
ため、充填樹脂の強度上の弱点を有しており、また絶縁
板22の金属板21との接着強度を低下させている等、充填
樹脂及び絶縁板22と金属板21との接着強度の向上の観点
からは好ましくないという問題点があった。In another conventional semiconductor device of Japanese Utility Model Laid-Open No. 56-19039 shown in FIG. 3, the distance from the peripheral edge of the semiconductor element to the contact point between the metal plate 21 of the insulating plate 22 and the surface of the insulating plate 22 is increased. , The purpose is to increase the dielectric strength of the interface between the filling resin and the insulating plate 22, and the edges of the insulating plate 22 all overhang the floating groove 28 around the bottom of the insulating plate to increase the corners. Therefore, there is a weakness in the strength of the filling resin, and the adhesive strength between the insulating plate 22 and the metal plate 21 is reduced. There is a problem that it is not preferable from the viewpoint of improvement.
また第4図(a),(b)に示す特開昭56−147453号公
報のさらに他の従来の半導体装置においては、半導体素
子33を搭載した半導体素子搭載用金属板32を被覆する樹
脂31の接着強度を向上させるための発明であり、環状溝
36(又は環状突起部)を設けることにより接着面積を増
大させ、これにより接着面の剥離強度を増大せしめるこ
とが主眼であり、副次的に半導体素子搭載用金属板32の
露出端と半導体素子33との間の界面距離を増大させて耐
湿特性を向上することを目的としているが、接着面積の
増大以上の効果は期待できないという問題点があった。Further, in still another conventional semiconductor device disclosed in JP-A-56-147453 shown in FIGS. 4 (a) and 4 (b), a resin 31 for coating a semiconductor element mounting metal plate 32 on which a semiconductor element 33 is mounted is used. Is an invention for improving the adhesive strength of a circular groove
The main purpose is to increase the adhesion area by providing 36 (or annular protrusion), thereby increasing the peel strength of the adhesion surface, and secondarily to the exposed end of the semiconductor element mounting metal plate 32 and the semiconductor element. The purpose is to increase the interfacial distance with the 33 and improve the moisture resistance, but there is a problem that the effect beyond the increase of the adhesive area cannot be expected.
この発明は上記のような問題点を解消するためになされ
たもので、モールド樹脂との接着力を増して絶縁効果を
増大できる半導体装置のベース金属板を得ることを目的
とする。The present invention has been made to solve the above problems, and an object of the present invention is to obtain a base metal plate of a semiconductor device capable of increasing the adhesive force with a molding resin and increasing the insulating effect.
この発明に係る半導体装置のベース金属板は、半導体素
子をセラミック板を介して搭載し、該セラミック板の周
縁部に沿って凹溝を形成し、この凹溝に囲まれて形成さ
れる上記ベース金属板の上記セラミック板との接着部位
の平面部を該セラミック板の接着面の形状にほぼ一致せ
しめるようにしたものである。A base metal plate of a semiconductor device according to the present invention mounts a semiconductor element via a ceramic plate, forms a groove along the peripheral edge of the ceramic plate, and forms the base surrounded by the groove. The flat portion of the bonding portion of the metal plate with the ceramic plate is made to substantially match the shape of the bonding surface of the ceramic plate.
この発明においては、ベース金属板にその上のセラミッ
ク板の周縁部に沿って凹溝を形成したから、モールド樹
脂が金属板の凹溝にくい込み、モールド樹脂と金属板と
の接着力が増大するのみならず、セラミック板の端面と
凹溝の側面とで金属板の面に対して垂直な1つの接着面
を形成するので、モールド樹脂によってセラミック板と
金属板との接着の剥離強度を補強することができる。In the present invention, since the concave groove is formed on the base metal plate along the peripheral edge of the ceramic plate on the base metal plate, the mold resin is hard to enter into the concave groove of the metal plate, and the adhesive force between the mold resin and the metal plate increases. In addition, since one end face of the ceramic plate and the side face of the concave groove form one adhesive face perpendicular to the face of the metal plate, the peel strength of the adhesive force between the ceramic plate and the metal plate is reinforced by the mold resin. be able to.
以下、この発明の一実施例を図について説明する。第1
図は本発明の一実施例による半導体装置を示し、図にお
いて、1は筺体(側壁)、2は外部からの電気信号を送
受するための外部端子、3は回路間を接続するためのプ
リント基板、4はプリント基板3上に搭載された半導体
部品、5はプリント基板3と接続された半導体素子、6
は筺体1に固定されたベース金属板、7は半導体素子5
と金属板6との間に挿入されこれらを絶縁するセラミッ
ク板、8は回路構成部品2〜5を被覆して電気絶縁する
モールド樹脂、11はセラミック板7の周囲に沿って金属
板6上に形成された凹溝である。An embodiment of the present invention will be described below with reference to the drawings. First
The figure shows a semiconductor device according to an embodiment of the present invention, in which 1 is a housing (side wall), 2 is an external terminal for transmitting and receiving an electric signal from the outside, and 3 is a printed circuit board for connecting circuits. Reference numeral 4 denotes a semiconductor component mounted on the printed circuit board 3, 5 denotes a semiconductor element connected to the printed circuit board 3, 6
Is a base metal plate fixed to the housing 1, 7 is a semiconductor element 5
And a metal plate 6, which are inserted between the metal plate 6 and the ceramic plate to insulate them, 8 is a molding resin that covers and electrically insulates the circuit components 2 to 5, and 11 is a metal plate 6 along the periphery of the ceramic plate 7. It is a formed groove.
次に作用効果について説明する。Next, the function and effect will be described.
本実施例装置では、筺体1に注入されたモールド樹脂8
は金属板6に形成された凹溝に流れこみ、これによりモ
ールド樹脂8と金属板6との接着力が増大するのみなら
ず、セラミック板7と金属板6との接着部の端部は半田
等の接着材により空隙が充填されて滑らかな面を形成す
るので、セラミック板7と金属板6の界面に対してほぼ
垂直な面がモールド樹脂との接着面になり、セラミック
板7と金属板6との剥離に対する補強ができる。In the apparatus of this embodiment, the mold resin 8 injected into the housing 1
Flows into the concave groove formed in the metal plate 6, which not only increases the adhesive force between the mold resin 8 and the metal plate 6, but also the end portion of the bonded portion between the ceramic plate 7 and the metal plate 6 is soldered. Since the voids are filled with an adhesive such as to form a smooth surface, the surface substantially perpendicular to the interface between the ceramic plate 7 and the metal plate 6 becomes the bonding surface with the mold resin, and the ceramic plate 7 and the metal plate 6 6 can be reinforced against peeling.
このため温度変化により膨張,収縮が繰り返されても、
モールド樹脂8とセラミック板7及び金属板6との間に
は隙間が生じず、半導体素子5の金属板6との間で放電
することがなくなる。Therefore, even if expansion and contraction are repeated due to temperature changes,
There is no gap between the mold resin 8 and the ceramic plate 7 and the metal plate 6, and no electric discharge occurs between the mold resin 8 and the metal plate 6 of the semiconductor element 5.
以上のように、この発明に係る半導体装置のベース金属
板によれば、金属板上にセラミック板の周縁部に沿って
凹溝を形成したので、モールド樹脂と金属板との接着力
を増大でき、これにより絶縁効果を増大することができ
る効果がある。As described above, according to the base metal plate of the semiconductor device of the present invention, since the groove is formed on the metal plate along the peripheral edge of the ceramic plate, the adhesive force between the mold resin and the metal plate can be increased. Therefore, there is an effect that the insulating effect can be increased.
第1図はこの発明の一実施例による半導体装置を示す断
面側面図、第2図は従来の半導体装置を示す断面側面
図、第3図は他の従来の半導体装置を示す断面側面図、
第4図(a),(b)はさらに他の従来の半導体装置を
示す平面図,断面側面図である。 図中、1は筺体、2は外部端子、3はプリント基板、4
は半導体部品、5は半導体素子、6は金属板、7はセラ
ミック板、8はモールド樹脂、11は金属板の凹溝であ
る。 なお図中同一符号は同一又は相当部分を示す。1 is a sectional side view showing a semiconductor device according to an embodiment of the present invention, FIG. 2 is a sectional side view showing a conventional semiconductor device, and FIG. 3 is a sectional side view showing another conventional semiconductor device.
4 (a) and 4 (b) are a plan view and a sectional side view showing still another conventional semiconductor device. In the figure, 1 is a housing, 2 is an external terminal, 3 is a printed circuit board, 4
Is a semiconductor component, 5 is a semiconductor element, 6 is a metal plate, 7 is a ceramic plate, 8 is a mold resin, and 11 is a concave groove of the metal plate. The same reference numerals in the drawings indicate the same or corresponding parts.
Claims (1)
介して半導体素子を搭載し、上記ベース金属板に、その
周囲をとりかこむよう周壁を設け、該周壁内にモールド
樹脂を充填してなる半導体装置のベース金属板におい
て、 上記ベース金属板の上記セラミック板の接着面に該セラ
ミック板の周縁部に沿って溝を形成し、該溝に囲まれて
形成される上記ベース金属板の上記セラミック板との接
着部位が該セラミック板の接着面とほぼ同一形状である
ことを特徴とする半導体装置のベース金属板。1. A semiconductor element is mounted on a base metal plate via an insulating ceramic plate, a peripheral wall is provided on the base metal plate so as to surround the periphery, and a mold resin is filled in the peripheral wall. In the base metal plate of the semiconductor device, a groove is formed along the periphery of the ceramic plate on the bonding surface of the ceramic plate of the base metal plate, and the base metal plate is surrounded by the groove. A base metal plate for a semiconductor device, wherein a bonding portion with the ceramic plate has substantially the same shape as a bonding surface of the ceramic plate.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14992286A JPH0691170B2 (en) | 1986-06-25 | 1986-06-25 | Base metal plate for semiconductor devices |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14992286A JPH0691170B2 (en) | 1986-06-25 | 1986-06-25 | Base metal plate for semiconductor devices |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS635549A JPS635549A (en) | 1988-01-11 |
| JPH0691170B2 true JPH0691170B2 (en) | 1994-11-14 |
Family
ID=15485511
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14992286A Expired - Lifetime JPH0691170B2 (en) | 1986-06-25 | 1986-06-25 | Base metal plate for semiconductor devices |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0691170B2 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2956363B2 (en) * | 1992-07-24 | 1999-10-04 | 富士電機株式会社 | Power semiconductor device |
-
1986
- 1986-06-25 JP JP14992286A patent/JPH0691170B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPS635549A (en) | 1988-01-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6628526B1 (en) | Electronic device manufacturing method, electronic device and resin filling method | |
| US5814882A (en) | Seal structure for tape carrier package | |
| JP4967701B2 (en) | Power semiconductor device | |
| US5539253A (en) | Resin-sealed semiconductor device | |
| JPS6394645A (en) | Electronic device | |
| JPH03108744A (en) | Resin-sealed semiconductor device | |
| US20050161778A1 (en) | Power module and power module assembly | |
| JPH10242385A (en) | Mixed power integrated circuit device | |
| JPH0691170B2 (en) | Base metal plate for semiconductor devices | |
| JP2000244077A (en) | Resin molded substrates and resin molded substrates incorporating electronic components | |
| JP2904154B2 (en) | Electronic circuit device including semiconductor element | |
| JPH06334070A (en) | Hybrid integrated circuit device | |
| JPS6334282Y2 (en) | ||
| JP3705235B2 (en) | Manufacturing method of semiconductor device | |
| JP2975782B2 (en) | Hybrid integrated circuit device and case material used therefor | |
| JPS6046038A (en) | Integrated circuit device | |
| JPH0236280Y2 (en) | ||
| JPS6236299Y2 (en) | ||
| JPH046212Y2 (en) | ||
| JPH079378Y2 (en) | Semiconductor device | |
| JPS62202544A (en) | Semiconductor device | |
| JP2513416B2 (en) | Semiconductor device | |
| JP2504262Y2 (en) | Semiconductor module | |
| JPH04196349A (en) | Resin-sealed semiconductor device | |
| JP2002329806A (en) | Electrical circuit components |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |