Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPH0693476B2 - Crystal defect evaluation apparatus and evaluation method by constant volume method - Google Patents
[go: Go Back, main page]

JPH0693476B2 - Crystal defect evaluation apparatus and evaluation method by constant volume method - Google Patents

Crystal defect evaluation apparatus and evaluation method by constant volume method

Info

Publication number
JPH0693476B2
JPH0693476B2 JP61268447A JP26844786A JPH0693476B2 JP H0693476 B2 JPH0693476 B2 JP H0693476B2 JP 61268447 A JP61268447 A JP 61268447A JP 26844786 A JP26844786 A JP 26844786A JP H0693476 B2 JPH0693476 B2 JP H0693476B2
Authority
JP
Japan
Prior art keywords
sample
temperature
constant
bias voltage
capacitance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP61268447A
Other languages
Japanese (ja)
Other versions
JPS63122143A (en
Inventor
潤一 西澤
Original Assignee
財団法人半導体研究振興会
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 財団法人半導体研究振興会 filed Critical 財団法人半導体研究振興会
Priority to JP61268447A priority Critical patent/JPH0693476B2/en
Publication of JPS63122143A publication Critical patent/JPS63122143A/en
Publication of JPH0693476B2 publication Critical patent/JPH0693476B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、半導体結晶中の欠陥が形成する深い準位を試
料温度を掃引して測定する装置で、特に温度掃引速度が
試料に印加される逆バイアス電圧の時間変化率により制
御され、被測定領域である空乏層幅を一定に保持して測
定する一定容量法による結晶欠陥評価装置に関する。
DETAILED DESCRIPTION OF THE INVENTION [Industrial application] The present invention is an apparatus for measuring a deep level formed by a defect in a semiconductor crystal by sweeping a sample temperature, and in particular, a temperature sweep rate is applied to the sample. The present invention relates to a crystal defect evaluation apparatus by a constant capacitance method, which is controlled by the time rate of change of a reverse bias voltage, and holds a depletion layer width, which is a measurement region, at a constant value.

〔従来の技術〕[Conventional technology]

従来、結晶中の欠陥が形成する深い準位を結晶の温度を
変化させてp−n接合あるいはショットキ接合の接合容
量変化によって検出する方法として、CarballesらのTSC
AP(Termally Stimulated Capacitance)法があった。T
SCAP法は試料温度を連続的に一定の昇温速度で変化して
いき、その温度変化による空乏層幅の欠陥の荷電状態変
化に伴う接合容量変化を検出するものである。一般に結
晶中に導入された欠陥が形成するエネルギー準位(以下
深い準位という)の荷電状態は、極めて長い緩和時間を
もって変化していくために、一回の温度掃引によっては
欠陥の性質、即ち欠陥が形成する深い準位のエネルギー
準位や密度等を決定する事はできず、昇温速度を種々変
化させる事により、複数の深い準位がある場合には、浅
い準位密度Ndよりも深い準位密度Ntが非常に小さいとき
には、TSCAPのレスポンスがそれぞれの和で得られると
いう条件のもとで欠陥の性質が決められていた。
Conventionally, as a method of detecting a deep level formed by a defect in a crystal by changing the junction capacitance of a pn junction or a Schottky junction by changing the temperature of the crystal, TSC of Carballes et al.
There was the AP (Termally Stimulated Capacitance) method. T
The SCAP method continuously changes the sample temperature at a constant heating rate, and detects the junction capacitance change due to the charge state change of the defect of the depletion layer width due to the temperature change. Generally, the charge state of the energy level (hereinafter referred to as deep level) formed by a defect introduced into a crystal changes with an extremely long relaxation time, and therefore the nature of the defect, that is, It is not possible to determine the energy level, density, etc. of the deep level formed by the defect, and by varying the heating rate variously, when there are multiple deep levels, it is better than the shallow level density Nd. When the deep level density Nt is very small, the nature of the defect was determined under the condition that the TSCAP response can be obtained by each sum.

〔発明が解決しようとする問題点〕[Problems to be solved by the invention]

TSCAP法は、一定の温度掃引速度で試料温度を変化させ
ていき、その過度的な接合容量変化を記録することか
ら、前記仮定が成り立たない場合は、掃引速度によって
欠陥のエネルギー準位に換算されるべき試料温度が変化
してしまって、正確なエネルギー準位の決定ができなく
なる事及び一定バイアス電圧の条件のもとで接合容量の
変化をみているから欠陥の荷電状態が変化して接合容量
が変化すると、空乏層幅即ち測定領域も変化していき、
欠陥密度が、接合面からの距離とともに変化しているよ
うな場合には、正確な密度の決定ができなくなるという
欠点が存在した。
The TSCAP method changes the sample temperature at a constant temperature sweep rate and records the excessive junction capacitance change.Therefore, if the above assumption does not hold, it is converted to a defect energy level by the sweep rate. Since the sample temperature should change and the energy level cannot be accurately determined, and the change in the junction capacitance is observed under the condition of a constant bias voltage, the charge state of the defect changes and the junction capacitance changes. Changes, the depletion layer width, that is, the measurement area also changes,
If the defect density changes with the distance from the joint surface, there is a drawback that an accurate density determination cannot be performed.

〔問題点を解決するための手段〕[Means for solving problems]

第1図は、本発明を構成するブロックダイヤグラムであ
り、図中は光源でありは光源から所定の単位光を
得るための分光装置であり、は単色光を試料上に収
束して照射するための光学系であり、試料中の深い準位
の荷電状態を光学遷移によって変化させる事及び熱的遷
移によって変化した深い準位の荷電状態を検出するため
に用いる。容量計によって測定された試料の接合容
量と、比較演算回路に設定された容量値の差を0にす
るようにバイアス電圧印加回路の動作で逆バイアスを
印加するために、常に一定の容量値、即ち空乏層幅が保
持され、被測定領域が常に一定となる。加えて第2図に
簡単に測定の順序が示されるようにある試料温度T1にお
いて試料に印加される逆バイアス電圧VB(T1)が、比較
演算回路に設定された時間の間、一定の値に保持されれ
ば、比較演算回路によってVB(T1)が最終安定値V
B(T1に到達したと判断され、試料温度制御装置
によって試料の温度を次なる測定温度T2に推移され
る。
FIG. 1 is a block diagram constituting the present invention. In the figure, a light source is a spectroscopic device for obtaining a predetermined unit light from the light source, and is a monochromatic light focused on a sample for irradiation. It is used for changing the deep-state charge state in a sample by optical transition and detecting the deep-level charge state changed by thermal transition. In order to apply a reverse bias by the operation of the bias voltage application circuit so that the difference between the junction capacitance of the sample measured by the capacitance meter and the capacitance value set in the comparison operation circuit becomes 0, a constant capacitance value is always set, That is, the width of the depletion layer is maintained and the measured region is always constant. In addition, the reverse bias voltage V B (T 1 ) applied to the sample at a certain sample temperature T 1 is constant during the time set in the comparison operation circuit, as shown in FIG. If it is held at the value of, V B (T 1 ) becomes the final stable value V by the comparison operation circuit.
It is determined that B (T 1 ) s has been reached, and the sample temperature control device changes the temperature of the sample to the next measured temperature T 2 .

〔作用〕[Action]

従来技術の第1の欠点を克服するために、本発明では温
度掃引速度を一定とせず、ある試料温度T1における深い
準位の荷電状態が定常状態になるまで一定温度を保持
し、しかる後に次の試料温度T2へ変化させる。従って従
来技術と異なり は一定ではなく、深い準位の性質即ち電子と正孔の放出
確率en、epによって決まる時定数で変化する。
In order to overcome the first drawback of the prior art, the present invention does not make the temperature sweep rate constant, but keeps a constant temperature until a deep level charge state at a certain sample temperature T 1 becomes a steady state, and thereafter, Change to the next sample temperature T 2 . Therefore, unlike the prior art Is not constant, but changes with a deep level property, that is, a time constant determined by the electron and hole emission probabilities e n and e p .

次に従来技術の第2の欠点を克服するために本発明では
従来技術が一定の逆バイアスを印加した接合容量の温度
による変化を検出するのと異なり、一定の接合容量を保
持するために接合に印加する逆バイアス電圧の変化を検
出する。即ち深いドナー準位を含むn型半導体で構成さ
れた接合を、低温から昇温していく場合を例にとれば、
深いドナー準位ではen≫epであるから、en0である充
分低温の条件では深いドナー準位には電子が満たされた
状態であり、電荷状態は中性である。試料温度を上昇し
てen≠0となる温度になると、深い準位から伝導帯へ電
子の励起がはじまり、時定数1/τ=en+epをもって荷電
状態が中性から正電荷へと推移する。従来技術では一定
バイアスであるから深い順位が中性から正電荷へ推移す
ると空乏層幅が狭くなり、被測定領域が変化してしまう
が、本発明ではあらかじめ比較演算回路に設定された設
定容量値となるように試料ダイオードに印加する逆バイ
アス電圧を印加していくので、常に空乏層幅は一定であ
り、被測定領域は変化しない。
Next, in order to overcome the second drawback of the prior art, in the present invention, unlike the prior art in which a change in junction capacitance with a constant reverse bias is detected with temperature, a junction for maintaining a constant junction capacitance is provided. The change in the reverse bias voltage applied to is detected. That is, taking as an example the case of increasing the temperature of a junction composed of an n-type semiconductor containing a deep donor level from a low temperature,
Since e n >> e p in the deep donor level, the deep donor level is filled with electrons and the charge state is neutral under a sufficiently low temperature condition of e n 0. When the sample temperature rises to a temperature where e n ≠ 0, excitation of electrons starts from the deep level to the conduction band, and the charge state changes from neutral to positive charge with the time constant 1 / τ = e n + e p. Transition to. In the prior art, since the bias is constant, when the deep rank changes from neutral to positive charge, the depletion layer width narrows and the measured region changes.However, in the present invention, the set capacitance value set in advance in the comparison operation circuit is set. Since the reverse bias voltage applied to the sample diode is applied so that, the depletion layer width is always constant and the measured region does not change.

〔実施例〕〔Example〕

具体例として、GaAs結晶中のフォトクェンチング準位の
回復温度の測定例を、従来法のTSCAPと本発明による方
法とで、比較して述べる。
As a specific example, a measurement example of the recovery temperature of the photo-quenching level in the GaAs crystal will be described in comparison between the conventional TSCAP and the method according to the present invention.

近年GaAs結晶は、その高電子移動度、及び光学的な特徴
を生かして、超高速論理素子及び光通信素子用材料とし
て広く用いられてきつつあるが、従来多用されている単
元素よりなる結晶であるシリコン結晶と異なり、GaとAs
という二種類の元素からなる化合物半導体結晶であり、
特にAsの蒸気圧が高いためにGaとAsの比が1:1よりずれ
やすく、いわゆる化学量論的組成からのずれに起因する
欠陥が生じ易い事が知られている。近年、これら化学量
論的組成からのずれに起因する欠陥のうちEL−2と呼ば
れる深い準位が、結晶の抵抗率や、イオン打ち込みした
不純物の活性化率に著しい影響を与えるとして、注目さ
れている。従って、このEL−2と呼ばれる深い準位の性
質を明らかにし、その欠陥の制御をすることがGaAs基板
結晶を提供する側及び、GaAs集積回路等の素子を製作す
る側にとっても重要な課題となっている。
In recent years, GaAs crystals have been widely used as materials for ultra-high-speed logic elements and optical communication elements because of their high electron mobility and optical characteristics. Unlike some silicon crystals, Ga and As
It is a compound semiconductor crystal consisting of two kinds of elements,
It is known that since the vapor pressure of As is particularly high, the ratio of Ga to As tends to deviate from 1: 1 and defects due to deviation from the so-called stoichiometric composition easily occur. In recent years, among the defects caused by the deviation from the stoichiometric composition, the deep level called EL-2 has attracted attention because it has a significant effect on the resistivity of crystals and the activation rate of ion-implanted impurities. ing. Therefore, clarifying the nature of this deep level called EL-2 and controlling its defects are important issues for both the GaAs substrate crystal providing side and the GaAs integrated circuit element manufacturing side. Has become.

EL−2と呼ばれる深い準位の特有の性質として、約1eV
付近の光照射により、その基底状態▲E T▼から励起
状態▲E* T▼への以降が起り、励起状態▲E* T▼は約11
0K以上の温度で基底状態▲E T▼へ戻ることが報告さ
れている。本実施例では、EL−2と呼ばれる深い準位
の、上記の励起状態から基底状態への遷移温度の決定
を、従来技術のTSCAP法と本発明による方法て測定した
結果を述べる。
About 1 eV is a characteristic of the deep level called EL-2.
Due to the irradiation of light in the vicinity, the ground state ▲ E ° T ▼ is changed to the excited state ▲ E * T ▼, and the excited state ▲ E * T ▼ is about 11
It has been reported that the temperature returns to the ground state (E ° T) at temperatures above 0K. In this example, the determination result of the transition temperature from the excited state to the ground state in the deep level called EL-2 will be described by the result of measurement by the conventional TSCAP method and the method according to the present invention.

試料はn型のnone doped HB GaAs結晶で、試料裏面に50
0μmφのAuGeNi/Auの蒸着及びH2中450℃、30秒のシン
ターによりオーム性接触を得、表面には電子ビーム蒸着
によるAlによってショットキー接合を得たものを用い
た。もちろん試料の構造は上記に限られるものではな
く、p−n接合をもつ構造にも適用され、もちろん試料
の材料及び構造は上記ショットキー接合を有するGaAs結
晶に限られるものではなく、広く半導体結晶で形成され
たダイオード、あるいはトランジスタ等の一部に形成さ
れる接合部分及び空乏層幅が印加電圧によって制御され
る接合が存在すれば、広く適用され得る。
The sample is an n-type none-doped HB GaAs crystal, and 50
An ohmic contact was obtained by vapor deposition of AuGeNi / Au with a diameter of 0 μm and sintering in H 2 at 450 ° C. for 30 seconds, and a surface obtained by obtaining a Schottky junction with Al by electron beam vapor deposition was used. Of course, the structure of the sample is not limited to the above, and it is also applicable to the structure having a pn junction. Of course, the material and the structure of the sample are not limited to the GaAs crystal having the Schottky junction, but are widely used in semiconductor crystals. It can be widely applied as long as there is a junction formed in part of the diode or the transistor formed in 1. and a junction whose depletion layer width is controlled by the applied voltage.

測定はまず試料を励起状態▲E* T▼から基底状態▲E
T▼への回復が生じる温度よりも低い温度(例えば45K)
まで試料を暗所で冷却し、低温で逆バイアス電圧を印加
して、かつ約1eVの光を照射し、EL−2準位を基底状態
▲E T▼から励起状態▲E* T▼へ移行させる。その
後、0.75eVの光を照射しながら、従来技術では一定の昇
温速度で、本発明ではバイアス電圧の時間変化率を検出
しながら、試料温度を上げていく。ある回復温度Tにな
ると、EL−2の励起状態▲E* T▼は基底状態▲E T
へ回復する。基底状態▲E T▼は伝導帯から0.75eV付
近に準位が存在する事が知られているから、0.75eVの光
を照射していれば、回復した時に従来技術では接合容量
の増大が、本発明では逆バイアス電圧の増大が検出され
る。
First of all, the sample is measured from the excited state ▲ E * T ▼ to the ground state ▲ E °
Temperature lower than the temperature at which recovery to T ▼ occurs (eg 45K)
The sample is cooled to a dark place, a reverse bias voltage is applied at low temperature, and light of about 1 eV is irradiated, and the EL-2 level is changed from the ground state ▲ E ° T ▼ to the excited state ▲ E * T ▼. Move. After that, while irradiating with 0.75 eV of light, the sample temperature is raised at a constant rate of temperature rise in the prior art and while detecting the time change rate of the bias voltage in the present invention. At a certain recovery temperature T, the excited state ▲ E * T ▼ of EL-2 becomes the ground state ▲ E T
Recover to. It is known that the ground state ▲ E ° T ▼ has a level near 0.75eV from the conduction band. Therefore, if it is irradiated with 0.75eV light, the junction capacitance will increase in the conventional technology when it is recovered. In the present invention, an increase in reverse bias voltage is detected.

第3図中(a)は従来技術であるTSCAP法で温度掃引速
度を1.4K/minとして上述の方法でEL−2の励起状態とい
われる準位の回復温度を測定した例である。第3図中
(b)は同じく温度掃引速度を0.48K/minとした測定例
であり、(a)では約130K付近、(b)では約120Kにお
いてフォトクェンチング準位の回復現象によって接合容
量の顕著な増大が検出されていて、温度掃引速度によっ
て荷電状態変化が生じる温度の検出が大幅に変化してし
まうという従来技術の問題点が如実に現われている。接
合容量が変化しているから、被測定領域である空乏層幅
は温度とともに変化してしまっている事は言うまでもな
い。
In FIG. 3, (a) is an example in which the recovery temperature of the level called the excited state of EL-2 is measured by the above-mentioned method with a temperature sweep rate of 1.4 K / min by the conventional TSCAP method. In Fig. 3, (b) is a measurement example with a temperature sweep rate of 0.48K / min. In Fig. 3 (a), about 130K, and in (b) about 120K, the junction capacitance due to the recovery phenomenon of the photo-quenching level. Has been detected, the problem of the prior art that the detection of the temperature at which the charge state changes due to the temperature sweep speed greatly changes appears. It goes without saying that the width of the depletion layer, which is the measured region, changes with temperature because the junction capacitance changes.

一方第4図は、本発明により前述条件で得られた結果で
ある。第4図(a)は前述の条件で1.1eVの光照射を行
なわず、0.75eVの光照射のみで測定を行なった結果であ
り、第4図(b)は1.1eVの光照射を行なってフォトク
ェンチングさせた後に0.75eVの光照射をして測定した結
果である。第4図の本発明による測定結果では110.2Kと
111K、及び112Kに、一定容量に保持するのに要する逆バ
イアス電圧の顕著な増大が見られ、少なくとも3種類の
回復温度を持つ準位が存在する事を明確に示している。
しかも第4図の測定中は空乏層幅、即ち被測定領域が一
定に保持されている事は言うまでもない。
On the other hand, FIG. 4 shows the results obtained by the present invention under the above-mentioned conditions. Fig. 4 (a) shows the result of the measurement under the above-mentioned conditions without irradiation with light of 1.1eV and only with light irradiation of 0.75eV, and Fig. 4 (b) shows the result of irradiation with light of 1.1eV. It is the result of measurement by light irradiation of 0.75 eV after photoquenching. The measurement result according to the present invention in FIG.
At 111K and 112K, a remarkable increase in the reverse bias voltage required to hold the capacitor at a constant capacity was observed, which clearly shows that there are at least three levels having recovery temperatures.
Moreover, it goes without saying that the width of the depletion layer, that is, the measured region is kept constant during the measurement of FIG.

〔発明の効果〕〔The invention's effect〕

本発明は、以上説明したように、被測定領域を常に一定
に保持しつつ、深い準位の荷電状態の変化が起る温度を
極めて正確に検出し得る効果を持つ。
INDUSTRIAL APPLICABILITY As described above, the present invention has the effect of being able to detect the temperature at which a change in the charge state of a deep level occurs extremely accurately while keeping the measured region always constant.

【図面の簡単な説明】[Brief description of drawings]

第1図は本発明の装置構成図、第2図は本発明の測定方
法を示す試料温度とバイアス電圧のシーケンス概略図、
第3図は従来技術による測定例、第4図は、本発明によ
る測定例である。
FIG. 1 is an apparatus configuration diagram of the present invention, FIG. 2 is a schematic diagram of a sample temperature and bias voltage sequence showing a measuring method of the present invention,
FIG. 3 shows a measurement example according to the prior art, and FIG. 4 shows a measurement example according to the present invention.

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】光源と、該光源から単色光を得る分光器
と、該単色光を試料上に収束して照射する光学系と、試
料温度を一定に制御する温度制御装置と、該試料の容量
を測定する容量計と、該容量計の値と設定容量値を比較
する比較演算回路と、該比較演算回路の演算結果によっ
て該試料に逆バイアス電圧を印加するバイアス電圧印加
回路を有し、該温度制御装置は一定の試料温度に於ける
逆バイアス電圧の飽和値を得た後、他のあらかじめ設定
された複数の一定の温度のいずれかに試料温度を制御す
る事を特徴とした一定容量法による結晶欠陥評価装置。
1. A light source, a spectroscope that obtains monochromatic light from the light source, an optical system that converges and illuminates the monochromatic light onto a sample, a temperature control device that controls the sample temperature to a constant value, and A capacitance meter for measuring capacitance, a comparison operation circuit for comparing the value of the capacitance meter with a set capacitance value, and a bias voltage application circuit for applying a reverse bias voltage to the sample according to the operation result of the comparison operation circuit, The temperature control device obtains a saturation value of the reverse bias voltage at a constant sample temperature, and then controls the sample temperature to any of a plurality of other preset constant temperatures. Crystal defect evaluation device by the method.
【請求項2】一定の温度にある試料の接合容量を、試料
に逆バイアス電圧を印加することによって設定容量値と
等しくし、該逆バイアス電圧値の飽和値を得て、該逆バ
イアス電圧が飽和した後に試料温度を複数の他の一定の
試料温度に制御する過程を有する一定容量法による結晶
欠陥評価方法。
2. A junction capacitance of a sample at a constant temperature is made equal to a set capacitance value by applying a reverse bias voltage to the sample, a saturation value of the reverse bias voltage value is obtained, and the reverse bias voltage is A method for evaluating a crystal defect by a constant volume method having a process of controlling a sample temperature to a plurality of other constant sample temperatures after being saturated.
JP61268447A 1986-11-11 1986-11-11 Crystal defect evaluation apparatus and evaluation method by constant volume method Expired - Fee Related JPH0693476B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61268447A JPH0693476B2 (en) 1986-11-11 1986-11-11 Crystal defect evaluation apparatus and evaluation method by constant volume method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61268447A JPH0693476B2 (en) 1986-11-11 1986-11-11 Crystal defect evaluation apparatus and evaluation method by constant volume method

Publications (2)

Publication Number Publication Date
JPS63122143A JPS63122143A (en) 1988-05-26
JPH0693476B2 true JPH0693476B2 (en) 1994-11-16

Family

ID=17458633

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61268447A Expired - Fee Related JPH0693476B2 (en) 1986-11-11 1986-11-11 Crystal defect evaluation apparatus and evaluation method by constant volume method

Country Status (1)

Country Link
JP (1) JPH0693476B2 (en)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6034028A (en) * 1983-08-06 1985-02-21 Tokyo Daigaku Adaptive measurement of semiconductor trapping center
JPH071781B2 (en) * 1983-12-07 1995-01-11 財団法人半導体研究振興会 Photocapacitance measurement method with constant capacitance

Also Published As

Publication number Publication date
JPS63122143A (en) 1988-05-26

Similar Documents

Publication Publication Date Title
Nemirovsky et al. Tunneling and dark currents in HgCdTe photodiodes
US4568960A (en) Blocked impurity band detectors
Ferenczi et al. Nitrogen related deep electron trap in GaP
Prinz et al. Influence of a Strong Electric Field on the Carrier Capture by Nonradiative Deep‐Level Centers in GaAs
Evwaraye et al. Electrical properties of platinum in silicon as determined by deep‐level transient spectroscopy
US4456879A (en) Method and apparatus for determining the doping profile in epitaxial layers of semiconductors
Weisberg et al. A Technique for Trap Determinations in Low‐Resistivity Semiconductors
US3502884A (en) Method and apparatus for detecting light by capacitance change using semiconductor material with depletion layer
Yau et al. Measurement of trapped‐minority‐carrier thermal emission rates from Au, Ag, and Co traps in silicon
Goto et al. An improved method of determining deep impurity levels and profiles in semiconductors
Lanir et al. Minority‐carrier‐lifetime determination in Hg0. 68Cd0. 32Te
Sitter et al. Characterization and annealing behavior of deep levels in CdTe epitaxial layers
JPH0693476B2 (en) Crystal defect evaluation apparatus and evaluation method by constant volume method
US4597004A (en) Photodetector
Tani et al. Photoconductivity and function properties of polyacetylene films
US4831428A (en) Infrared ray detection device
Shin et al. PIN CdTe gamma ray detectors by liquid phase epitaxy (LPE)
Bois et al. Photocapacitance studies in high‐purity GaAs
Vasudev et al. Photocapacitance of deep levels in GaAs: Cr and GaAs: O
Rakhshani Photo‐Induced Current Transient Spectroscopy (PICTS) of Deep Levels in Electrodeposited CdTe Films
Harten The surface recombination on silicon contacting an electrolyte
Wemple et al. Surface barrier diodes on semiconducting KTaO3
JPH071781B2 (en) Photocapacitance measurement method with constant capacitance
Kim InSb MIS technology and CID devices
Hogarth A Study of Carrier Injecting Properties of Emitter Contacts and Light Spots at Normal and Moderately Elevated Temperatures

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees