Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPH07106057B2 - Switching power supply circuit - Google Patents
[go: Go Back, main page]

JPH07106057B2 - Switching power supply circuit - Google Patents

Switching power supply circuit

Info

Publication number
JPH07106057B2
JPH07106057B2 JP31584589A JP31584589A JPH07106057B2 JP H07106057 B2 JPH07106057 B2 JP H07106057B2 JP 31584589 A JP31584589 A JP 31584589A JP 31584589 A JP31584589 A JP 31584589A JP H07106057 B2 JPH07106057 B2 JP H07106057B2
Authority
JP
Japan
Prior art keywords
power supply
capacitor
precharge
input
switching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP31584589A
Other languages
Japanese (ja)
Other versions
JPH03178553A (en
Inventor
喜代信 早崎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP31584589A priority Critical patent/JPH07106057B2/en
Publication of JPH03178553A publication Critical patent/JPH03178553A/en
Publication of JPH07106057B2 publication Critical patent/JPH07106057B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Dc-Dc Converters (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はスイッチング電源回路に関し、特に入力電源平
滑用のコンデンサとコンデンサの入力電源印加時の充電
電流を抑制するプリチャージ手段とを備えたスイッチン
グ電源回路に関する。
Description: BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a switching power supply circuit, and more particularly to a switching power supply circuit having a capacitor for smoothing an input power supply and a precharge means for suppressing a charging current when the input power supply of the capacitor is applied. Regarding the power circuit.

〔従来の技術〕[Conventional technology]

従来のスイッチング電源回路の一例を第2図に示す。ス
イッチング部5の入力側が入力平滑コンデンサ3及びプ
リチャージ部2を介して入力電源1に接続され給電を受
ける。スイッチング部5は、補助電源4からの給電によ
り動作する出力制御回路51の制御の下に、主スイッチ5
2,トランス54及び整流平滑回路55により受電電力の出力
変換を行い負荷7に供給する。
An example of a conventional switching power supply circuit is shown in FIG. The input side of the switching unit 5 is connected to the input power supply 1 via the input smoothing capacitor 3 and the precharge unit 2 to receive power. The switching unit 5 operates under the control of the output control circuit 51 that operates by the power supply from the auxiliary power supply 4,
The output of the received power is converted by the transformer 54 and the rectifying / smoothing circuit 55 and supplied to the load 7.

入力電源1からの給電開始時における入力平滑コンデン
サ3への突入充電電流による入力電源ラインのじょう乱
を抑制し他の機器への影響を防止するために、プリチャ
ージ部2のプリチャージ抵抗器25により充電電流の制限
を行う。充電の完了時期をタイマ抵抗器21,タイマコン
デンサ22により検出し、バイアス抵抗器23が接続された
プリチャージスイッチFET24を駆動してプリチャージ抵
抗器25を短絡することにより、入力平滑コンデンサ3の
本来の機能を有効にする。
In order to suppress the disturbance of the input power supply line due to the inrush charging current to the input smoothing capacitor 3 at the start of power supply from the input power supply 1 and prevent the influence on other devices, the precharge resistor 25 of the precharge unit 2 Limits the charging current. The completion time of charging is detected by the timer resistor 21 and the timer capacitor 22, and the precharge switch FET 24 to which the bias resistor 23 is connected is driven to short-circuit the precharge resistor 25. Enable the function of.

〔発明が解決しようとする課題〕[Problems to be Solved by the Invention]

上述した従来のスイッチング電源回路は、スイッチング
部5の出力制御回路51を駆動するタイマ抵抗器41,定電
圧ダイオード42を有する補助電源4が直接入力平滑コン
デンサ3と並列に入っているため、入力平滑コンデンサ
3の端子電圧が定電圧ダイオード42のクランプ電圧より
小さい値でも出力制御回路51にバイアスを印加し、入力
電圧が不足した状態で,スイッチング部5を起動してし
まい、起動ミスや主スイッチ52の破壊を生じる場合があ
る。
In the conventional switching power supply circuit described above, since the auxiliary power supply 4 having the timer resistor 41 and the constant voltage diode 42 for driving the output control circuit 51 of the switching unit 5 is directly connected in parallel with the input smoothing capacitor 3, Even when the terminal voltage of the capacitor 3 is smaller than the clamp voltage of the constant voltage diode 42, a bias is applied to the output control circuit 51, and the switching unit 5 is started in a state where the input voltage is insufficient, which causes a start error or the main switch 52. May cause destruction of.

これを防ぐため、通常は補助電源4の安定化を兼ねてタ
イマコンデンサ43を定電圧ダイオード42に並列に挿入し
出力制御回路51への印加電圧の立上りを遅くすることに
より、出力制御回路51自身の持つ入力検出レベルに定電
圧ダイオード42の電圧が立上った時点では、入力平滑コ
ンデンサ3の電圧はスイッチング部5の動作範囲に到達
し、起動後の出力制御回路51の消費電流増加を電源自身
の動作により補助電源整流ダイオード53を通して自励し
補償するように構成している。
In order to prevent this, normally, the output of the output control circuit 51 itself is delayed by inserting the timer capacitor 43 in parallel with the constant voltage diode 42 to stabilize the auxiliary power supply 4 and delaying the rise of the voltage applied to the output control circuit 51. At the time when the voltage of the constant voltage diode 42 rises to the input detection level of the input voltage, the voltage of the input smoothing capacitor 3 reaches the operating range of the switching unit 5, and the power consumption increases when the output control circuit 51 starts up. It is configured such that it is self-excited and compensated through the auxiliary power supply rectifying diode 53 by its own operation.

従って、この回路の動作条件は2つの時定数が下記の関
係にあることが必要である。
Therefore, the operating condition of this circuit requires that the two time constants have the following relationship.

R25×C3 << R41×C43 ………(1) ただし R25:プリチャージ抵抗器25の抵抗値 C3:入力平滑コンデンサ3の要領値 R41:タイマ抵抗器41の抵抗値 C43:タイマコンデンサ43の容量値 大電力電源では、入力平滑コンデンサ3の容量が増大す
るため(1)式をキープすることが難かしく、しかも、
タイマコンデンサ43の容量を増大して電圧の立上りを遅
くしすぎると起動後の自励による補助電源の確保ができ
ず、起動しなくなるという欠点がある。
R25 × C3 << R41 × C43 ……… (1) However, R25: resistance value of precharge resistor 25 C3: essential value of input smoothing capacitor 3 R41: resistance value of timer resistor 41 C43: capacitance of timer capacitor 43 In a high-power power supply, the capacity of the input smoothing capacitor 3 increases, so it is difficult to keep equation (1), and
If the capacity of the timer capacitor 43 is increased and the rise of the voltage is delayed too much, the auxiliary power supply cannot be secured by self-excitation after the startup, and there is a drawback that it will not be started.

本発明の目的は、入力電源平滑用のコンデンサの容量の
大小にかかわらず安定に起動することができ、内部回路
の障害を防止するスイッチング電源回路を提供すること
にある。
An object of the present invention is to provide a switching power supply circuit which can be stably activated regardless of the capacity of a capacitor for smoothing an input power supply and which prevents a failure of an internal circuit.

〔課題を解決するための手段〕[Means for Solving the Problems]

本発明のスイッチング電源回路は、入力電源からの給電
を平滑化するコンデンサと、前記コンデンサの前記入力
電源印加時の充電電流を所定時間抑制するプリチャージ
手段と、前記コンデンサを介した前記入力電源からの給
電電力の出力変換制御を行い負荷に供給するスイッチン
グ手段と、前記スイッチング手段に駆動用電源電力を給
電する補助電源と、前記プリチャージ手段の前記充電電
流の抑制動作に連動して前記補助電源の給電の起動,停
止を抑制する起動制御手段とを備えている。
A switching power supply circuit of the present invention comprises a capacitor for smoothing power supply from an input power supply, a precharge means for suppressing a charging current of the capacitor for a predetermined time when the input power supply is applied, and an input power supply via the capacitor. Switching means for performing output conversion control of the supplied power to the load, an auxiliary power supply for supplying driving power to the switching means, and the auxiliary power supply in conjunction with the charging current suppressing operation of the precharge means. And a start control means for suppressing the start and stop of the power supply.

〔実施例〕〔Example〕

次に図面を参照して本発明を詳細に説明する。 The present invention will now be described in detail with reference to the drawings.

第1図は本発明の一実施例を示すブロック図である。本
実施例のスイッチング電源回路は、スイッチング部5の
入力側が、入力平滑コンデンサ3と、タイマ抵抗器21,
タイマコンデンサ22,バイアス抵抗器23,プリチャージス
イッチFET24及びプリチャージ抵抗器25を有するプリチ
ャージ部2とを介して入力電源1に接続され、スイッチ
ング部5の出力側が負荷7に接続されている。補助電源
4は入力平滑コンデンサ3と並列に接続され、そのタイ
マ抵抗器41と定電圧ダイオード42及びタイマコンデンサ
43との接続点が、スイッチング部5のトランス54を介し
て補助電源整流ダイオード53と、出力制御回路51と、起
動制御部6の検出トランジスタ61のコレクタとに接続さ
れている。検出トランジスタ61のベースはバイアス抵抗
器62を介してプリチャージ部2のプリチャージスイッチ
FET24のドレインと接続され、検出トランジスタ61のエ
ミッタはプリチャージスイッチFET24のソースとともに
入力負電極に接続されている。
FIG. 1 is a block diagram showing an embodiment of the present invention. In the switching power supply circuit of the present embodiment, the input side of the switching unit 5 has an input smoothing capacitor 3, a timer resistor 21,
It is connected to the input power source 1 via the timer capacitor 22, the bias resistor 23, the precharge switch FET 24, and the precharge unit 2 having the precharge resistor 25, and the output side of the switching unit 5 is connected to the load 7. The auxiliary power source 4 is connected in parallel with the input smoothing capacitor 3, and its timer resistor 41, constant voltage diode 42 and timer capacitor are connected.
The connection point with 43 is connected to the auxiliary power supply rectifier diode 53, the output control circuit 51, and the collector of the detection transistor 61 of the activation control unit 6 via the transformer 54 of the switching unit 5. The base of the detection transistor 61 is a precharge switch of the precharge unit 2 via a bias resistor 62.
It is connected to the drain of the FET 24, and the emitter of the detection transistor 61 is connected to the input negative electrode together with the source of the precharge switch FET24.

プリチャージ部2,入力平滑コンデンサ3,補助電源4及び
スイッチング部5の機能,構成は従来技術と同様であ
り、それらの動作について詳細説明は省略する。
The functions and configurations of the precharge unit 2, the input smoothing capacitor 3, the auxiliary power supply 4, and the switching unit 5 are the same as those in the conventional art, and detailed description of their operations will be omitted.

今、入力電源1が投入されると、プリチャージ部2のタ
イマコンデンサ22が‘0'から充電されるため、これと接
続されたプリチャージスイッチFET24のゲートの電圧が
しきい値電圧に達するまでプリチャージスイッチFET24
はオフしており、プリチャージ抵抗器25を通して入力平
滑コンデンサ3が充電される。一方、起動制御部6の検
出トランジスタ61は、プリチャージ抵抗器25に充電電流
が流れその電圧降下がVBE電圧以上である期間(プリチ
ャージ時間)は、オンとなり補助電源4の定電圧ダイオ
ード42をバイパスするため、タイマコンデンサ43は充電
されずその端子電圧は‘0'のままである。
Now, when the input power supply 1 is turned on, the timer capacitor 22 of the precharge unit 2 is charged from "0", so that the voltage of the gate of the precharge switch FET24 connected thereto reaches the threshold voltage. Precharge switch FET24
Is off, and the input smoothing capacitor 3 is charged through the precharge resistor 25. On the other hand, the detection transistor 61 of the activation control unit 6 is turned on during a period (precharge time) during which the charging current flows through the precharge resistor 25 and the voltage drop thereof is the V BE voltage or more (precharge time). , The timer capacitor 43 is not charged and its terminal voltage remains '0'.

タイマコンデンサ22の充電電圧がプリチャージスイッチ
FET24のゲートしきい値電圧に達すると、プリチャージ
スイッチFET24はオンし、この時点で検出トランジスタ6
1のベース・エミッタ間の短絡するため検出トランジス
タ61はオフとなり、補助電源4はタイマ抵抗器41を通し
てタイマコンデンサ43の充電を開始し、出力制御回路51
の入力検出電圧を越えた時点でスイッチング部5が起動
する。
The charging voltage of the timer capacitor 22 is the precharge switch
When the gate threshold voltage of FET24 is reached, the precharge switch FET24 turns on, and at this point the detection transistor 6
Since the base-emitter of 1 is short-circuited, the detection transistor 61 is turned off, the auxiliary power supply 4 starts charging the timer capacitor 43 through the timer resistor 41, and the output control circuit 51
The switching unit 5 is activated at the time when the input detection voltage is exceeded.

上記のように、タイマコンデンサ43の充電時定数はプリ
チャージ部2のプリチャージ時間とは無関係に設定可能
であり、プリチャージスイッチFET24がオンになる時刻
には入力平滑コンデンサ3の充電電圧は十分達上ってい
るので、本スイッチング電源回路は安定に起動し、主ス
イッチ52が破壊されることもない。
As described above, the charging time constant of the timer capacitor 43 can be set independently of the precharge time of the precharge unit 2, and the charging voltage of the input smoothing capacitor 3 is sufficient at the time when the precharge switch FET24 is turned on. Since it has reached the upper limit, the switching power supply circuit is stably activated, and the main switch 52 is not destroyed.

〔発明の効果〕〔The invention's effect〕

以上説明したように本発明は、プリチャージ手段による
入力電源平滑用のコンデンサの充電電流の抑制動作の終
了後に、補助電源からスイッチング手段への給電を開始
し入力電源からの給電電力の出力変換制御を行うので、
入力電源平滑用のコンデンサの容量の大小にかかわらず
安定に起動することができ、補助電源のタイマコンデン
サを小さくすることができるとともに、内部回路の障害
を防止することができる。
As described above, according to the present invention, after the operation of suppressing the charging current of the capacitor for smoothing the input power supply by the precharge means is finished, the power supply from the auxiliary power supply to the switching means is started to control the output conversion of the power supplied from the input power supply. So do
It is possible to stably start up regardless of the capacity of the capacitor for smoothing the input power source, it is possible to reduce the timer capacitor of the auxiliary power source, and it is possible to prevent the failure of the internal circuit.

【図面の簡単な説明】[Brief description of drawings]

第1図は本発明の一実施例を示すブロック図、第2図は
従来のスイッチング電源回路の一例を示すブロック図で
ある。 1……入力電源、2……プリチャージ部、3……入力平
滑コンデンサ、4……補助電源、5……スイッチング
部、6……起動制御部、7……負荷、21……タイマ抵抗
器、22……タイマコンデンサ、23……バイアス抵抗器、
24……プリチャージスイッチFET、25……プリチャージ
抵抗器、41……タイマ抵抗器、42……定電圧ダイオー
ド、43……タイマコンデンサ、51……出力制御回路、52
……主スイッチ、53……補助電源整流ダイオード、54…
…トランス、55……整流平滑回路、61……検出トランジ
スタ、62……バイアス抵抗器。
FIG. 1 is a block diagram showing an embodiment of the present invention, and FIG. 2 is a block diagram showing an example of a conventional switching power supply circuit. 1 ... Input power supply, 2 ... Precharge unit, 3 ... Input smoothing capacitor, 4 ... Auxiliary power supply, 5 ... Switching unit, 6 ... Startup control unit, 7 ... Load, 21 ... Timer resistor , 22 …… Timer capacitor, 23 …… Bias resistor,
24 …… precharge switch FET, 25 …… precharge resistor, 41 …… timer resistor, 42 …… constant voltage diode, 43 …… timer capacitor, 51 …… output control circuit, 52
...... Main switch, 53 …… Auxiliary power rectifier diode, 54…
… Transformer, 55 …… Rectification smoothing circuit, 61 …… Detection transistor, 62 …… Bias resistor.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】入力電源からの給電を平滑化するコンデン
サと、前記コンデンサの前記入力電源印加時の充電電流
を所定時間抑制するプリチャージ手段と、前記コンデン
サを介して前記入力電源からの給電電力の出力変換制御
を行い負荷に供給するスイッチング手段と、前記スイッ
チング手段に駆動用電源電力を給電する補助電源と、前
記プリチャージ手段の前記充電電流の抑制動作に連動し
て前記補助電源の供給の起動,停止を制御する起動制御
手段とを備えていることを特徴とするスイッチング電源
回路。
1. A capacitor for smoothing power supply from an input power supply, precharging means for suppressing a charging current of the capacitor for a predetermined time when the input power supply is applied, and power supplied from the input power supply via the capacitor. Switching means for performing output conversion control to supply the load to the load, an auxiliary power supply for supplying driving power to the switching means, and a supply of the auxiliary power supply interlocked with the charging current suppressing operation of the precharge means. A switching power supply circuit comprising a start control means for controlling start and stop.
JP31584589A 1989-12-04 1989-12-04 Switching power supply circuit Expired - Lifetime JPH07106057B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP31584589A JPH07106057B2 (en) 1989-12-04 1989-12-04 Switching power supply circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP31584589A JPH07106057B2 (en) 1989-12-04 1989-12-04 Switching power supply circuit

Publications (2)

Publication Number Publication Date
JPH03178553A JPH03178553A (en) 1991-08-02
JPH07106057B2 true JPH07106057B2 (en) 1995-11-13

Family

ID=18070276

Family Applications (1)

Application Number Title Priority Date Filing Date
JP31584589A Expired - Lifetime JPH07106057B2 (en) 1989-12-04 1989-12-04 Switching power supply circuit

Country Status (1)

Country Link
JP (1) JPH07106057B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5103947B2 (en) * 2007-03-05 2012-12-19 日本電気株式会社 Inrush current prevention circuit
CN112152468B (en) * 2020-10-15 2022-03-22 西华大学 Single-stage isolation type converter supporting direct current source input

Also Published As

Publication number Publication date
JPH03178553A (en) 1991-08-02

Similar Documents

Publication Publication Date Title
JP4395881B2 (en) Synchronous rectifier circuit for switching power supply
JP2000324807A (en) Switching regulator
JP2876829B2 (en) Power supply voltage control switching circuit
JP2001145344A (en) Dc-dc converter
JPS5815478A (en) Current control device in speed control device of dc motor
JP3175205B2 (en) Inrush current suppression circuit for switching power supply
JPH07106057B2 (en) Switching power supply circuit
JP4415364B2 (en) Synchronous rectifier circuit for switching power supply
JP3419134B2 (en) Self-excited converter
JP2861246B2 (en) Switching power supply
JP2908758B2 (en) Inrush current prevention circuit
JP2004015993A (en) Power saving power supply under no load
US5838553A (en) Voltage stabilized self-oscillating power supply
JP4395880B2 (en) Synchronous rectifier circuit for switching power supply
JPS62144569A (en) Dc-dc converter control circuit
JPH0127426Y2 (en)
JPS603675Y2 (en) power supply
JP4110789B2 (en) Start-up circuit
JPH04168972A (en) Driving device for mos-fet
JP2575346Y2 (en) Switching power supply
JP3240773B2 (en) DC / DC converter
KR870001261Y1 (en) False play preventing circuit
JP2927902B2 (en) Switching power supply
JPH0258860B2 (en)
JPH06189536A (en) Ringing choke converter

Legal Events

Date Code Title Description
FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071113

Year of fee payment: 12

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 13

Free format text: PAYMENT UNTIL: 20081113

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 13

Free format text: PAYMENT UNTIL: 20081113

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091113

Year of fee payment: 14

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091113

Year of fee payment: 14

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101113

Year of fee payment: 15

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101113

Year of fee payment: 15