Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPH07114239B2 - Method for manufacturing semiconductor device - Google Patents
[go: Go Back, main page]

JPH07114239B2 - Method for manufacturing semiconductor device - Google Patents

Method for manufacturing semiconductor device

Info

Publication number
JPH07114239B2
JPH07114239B2 JP63266519A JP26651988A JPH07114239B2 JP H07114239 B2 JPH07114239 B2 JP H07114239B2 JP 63266519 A JP63266519 A JP 63266519A JP 26651988 A JP26651988 A JP 26651988A JP H07114239 B2 JPH07114239 B2 JP H07114239B2
Authority
JP
Japan
Prior art keywords
insulating film
plasma
organic
film
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP63266519A
Other languages
Japanese (ja)
Other versions
JPH02113555A (en
Inventor
晶 磯部
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP63266519A priority Critical patent/JPH07114239B2/en
Publication of JPH02113555A publication Critical patent/JPH02113555A/en
Publication of JPH07114239B2 publication Critical patent/JPH07114239B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は半導体装置の製造方法に関し、特に多層配線の
層間絶縁膜を有機シロキサン系ポリマーを用いて平坦化
する半導体装置の製造方法に関する。
Description: TECHNICAL FIELD The present invention relates to a method for manufacturing a semiconductor device, and more particularly to a method for manufacturing a semiconductor device in which an interlayer insulating film of a multilayer wiring is planarized by using an organosiloxane polymer.

〔従来の技術〕[Conventional technology]

近年、半導体装置の配線は微細化,多層化が進んでいる
ため、配線層間絶縁膜の平坦化が重要となってきてい
る。平坦化法の1つとして有機シロキサン系ポリマーを
用いる方法がある。有機シロキサン系ポリマーとは、ラ
ダー型オルガノシロキサンポリマー R1,R2:−CH3,C6H5,C2H2等 R3:−CH3,C2H5,H等 やシリコーン あるいはこれらのシラノールの合成された R1,R2:CH3,C2H5,C6H5等, R3:H,CH3,C2H5等 などSi−O結合を主鎖とし、末端にRあるいはORを有す
るすべてのポリマーをさす。
In recent years, the wiring of semiconductor devices has been miniaturized and multilayered, and thus it has become important to flatten the wiring interlayer insulating film. As one of the flattening methods, there is a method using an organic siloxane polymer. Organosiloxane polymers are ladder-type organosiloxane polymers R 1, R 2: -CH 3 , C 6 H 5, C 2 H 2 , etc. R 3: -CH 3, C 2 H 5, H , etc., silicone Or the synthesized of these silanols R 1, R 2: CH 3 , C 2 H 5, C 6 H 5 , etc., R 3: H, CH 3 , C 2 H 5 or the like Si-O bonds, such as a main chain, has a R or OR-terminated Refers to all polymers.

有機シロキサン系ポリマーを層間絶縁膜に用いる場合、
第6図に示すように、配線上63に無機絶縁膜64を形成し
次に有機シロキサン系ポリマー溶液を塗布し、熱処理を
行って結合させその上に第2の配線層66を形成するか、
第7図に示すように無機絶縁膜76を介して第2の配線層
77を形成する。この時有機シロキサン系ポリマー溶液6
5,75の表面に存在するメチル基やフエニル基などの有機
成分が上層の金属66や無機絶縁膜76との結合を妨げ、密
着性を悪化させるので、これを改善するため、上層膜形
成前にO2プラズマ処理を行って有機シロキサン系ポリマ
ーの有機成分を解離する方法が行われている。
When an organic siloxane-based polymer is used for the interlayer insulating film,
As shown in FIG. 6, an inorganic insulating film 64 is formed on the wiring 63, then an organic siloxane polymer solution is applied, and heat treatment is performed to bond them to form a second wiring layer 66 thereon.
As shown in FIG. 7, a second wiring layer is formed with an inorganic insulating film 76 interposed therebetween.
Form 77. At this time, the organic siloxane polymer solution 6
The organic components such as methyl groups and phenyl groups present on the surface of 5,75 prevent the bonding with the metal 66 and the inorganic insulating film 76 in the upper layer and deteriorate the adhesion. The method of dissociating the organic component of the organic siloxane-based polymer by performing O 2 plasma treatment is performed.

〔発明が解決しようとする課題〕[Problems to be Solved by the Invention]

上述した従来の半導体装置の製造方法は、O2プラズマに
より有機シロキサン系ポリマーの有機成分を解離してい
るために第4図に示すように膜中の有機成分が均一に解
離するため膜質の劣化やクラックが発生するという欠点
があった。また、後からの工程でO2プラズマが用いられ
た場合さらに膜中の有機成分の解離が進み膜質が劣化し
てしまうという欠点があった。
In the conventional method of manufacturing a semiconductor device described above, since the organic component of the organic siloxane-based polymer is dissociated by O 2 plasma, the organic component in the film is uniformly dissociated as shown in FIG. There was a drawback that cracks and cracks occurred. Further, when O 2 plasma is used in a later step, there is a drawback that the organic component in the film is further dissociated and the film quality is deteriorated.

〔課題を解決するための手段〕[Means for Solving the Problems]

本発明の半導体装置の製造方法は、半導体基板上に絶縁
膜を介して第1の金属配線層を形成する工程と、この第
1の金属配線層上に第1の無機絶縁膜を形成する工程
と、この第1の無機絶縁膜上に有機シロキサン系ポリマ
ー溶液を塗布する工程と、1Torr以下の圧力のO2プラズ
マにさらし有機シロキサン系ポリマーの表面付近の有機
成分を解離させる工程と、熱処理を行い有機シロキサン
系ポリマー結合させる工程と、この有機シロキサン系ポ
リマー上に直接または第2の無機絶縁膜を介して第2の
配線金属層を形成する工程とを有している。
A method of manufacturing a semiconductor device according to the present invention includes a step of forming a first metal wiring layer on a semiconductor substrate via an insulating film, and a step of forming a first inorganic insulating film on the first metal wiring layer. And a step of applying an organic siloxane-based polymer solution on the first inorganic insulating film, a step of exposing the organic siloxane-based polymer solution to O 2 plasma at a pressure of 1 Torr or less to dissociate an organic component near the surface of the organic siloxane-based polymer, and a heat treatment. And the step of forming an organic siloxane-based polymer bond and the step of forming a second wiring metal layer on the organic siloxane-based polymer directly or via the second inorganic insulating film.

本発明は、有機シロキサン系ポリマー溶液を塗布し、ま
だ架橋反応が進まないうちに1Torr以下の圧力でO2プラ
ズマ処理を行い表面付近の有機成分を解離させ、その後
で熱処理を行いポリマーを架橋させることにより膜質を
劣化させることなく上層膜との密着性を向上させること
ができる。
The present invention applies an organic siloxane-based polymer solution, performs O 2 plasma treatment at a pressure of 1 Torr or less to dissociate organic components in the vicinity of the surface before the crosslinking reaction proceeds, and then heat-treats to crosslink the polymer. As a result, the adhesion with the upper layer film can be improved without degrading the film quality.

〔実施例〕〔Example〕

次に、本発明について図面を参照して説明する。 Next, the present invention will be described with reference to the drawings.

第1図(A)〜(C)は本発明の一実施例を示す工程断
面図である。まず、第1図(A)に示すように、半導体
基板11上の絶縁膜12上にAl配線13を形成し、プラズマCV
D法による酸化膜14(以下プラズマ酸化膜と呼ぶ)を成
長し、有機シロキサン系ポリマー溶液を塗布する。次に
第2図に示すような平行平板型プラズマ装置内に基板11
を置き、0.5TorrO2雰囲気でプラズマを発生させ10分間
のプラズマ処理を行う。次にN2雰囲気で400℃30分の熱
処理を行い膜を結合させる。この時膜の表面付近には、
第1図(B)に示すように、有機成分の解離した層16が
形成される。次にスルーホールを開孔した後、第1図
(C)に示すように、Al配線17を形成する。
1A to 1C are process sectional views showing an embodiment of the present invention. First, as shown in FIG. 1A, an Al wiring 13 is formed on an insulating film 12 on a semiconductor substrate 11, and plasma CV is used.
An oxide film 14 (hereinafter referred to as a plasma oxide film) is grown by the D method, and an organosiloxane polymer solution is applied. Next, the substrate 11 is placed in a parallel plate type plasma device as shown in FIG.
And plasma is generated in an atmosphere of 0.5 TorrO 2 for 10 minutes. Next, heat treatment is performed at 400 ° C. for 30 minutes in an N 2 atmosphere to bond the films. At this time, near the surface of the membrane,
As shown in FIG. 1 (B), a layer 16 in which the organic component is dissociated is formed. Next, after forming a through hole, an Al wiring 17 is formed as shown in FIG. 1 (C).

この方法により形成されや有機シロキサン系ポリマーの
膜中の炭素濃度を第3図に示す。表面から約1500Åまで
の炭素濃度は大きく減少しているが、それより深い場所
では処理なしとほとんど変わらない。またO2プラズマア
ッシングを行った後も、約1500Åより深い場所では膜は
ほとんどダメージを受けておらず、耐O2プラズマ性の高
い膜が表面に形成されていることがわかる。これは焼成
後にプラズマ処理を行った場合(第4図)と違い、まだ
ポリマーの架橋反応が進まない時点で有機成分の解離を
行ったため、後の焼成時に有機成分の解離した部分もシ
ロキサン結合するためち密な膜が形成されたものと考え
られる。
FIG. 3 shows the carbon concentration in the film of the organosiloxane polymer formed by this method. The carbon concentration from the surface to about 1500 Å is greatly reduced, but at deeper places it is almost the same as without treatment. Further, even after the O 2 plasma ashing, the film was hardly damaged at a location deeper than about 1500 Å, showing that a film having high O 2 plasma resistance was formed on the surface. This is different from the case where the plasma treatment is performed after firing (Fig. 4), because the organic component is dissociated at the time when the cross-linking reaction of the polymer has not yet proceeded, so that the dissociated portion of the organic component is also siloxane-bonded at the time of subsequent firing. It is considered that a dense film was formed.

第5図は本発明の他の実施例の縦断面図である。ここで
は一実施例と同様に有機シロキサン系ポリマーを塗布
し、プラズマ処理を1分間行う。次に熱処理を行いプラ
ズマ酸化膜57を成長し、スルーホール開孔後Al配線58を
形成する。この実施例では、上層のプラズマ酸化膜57が
存在するため有機シロキサン系ポリマーの耐O2プラズマ
性はあまり大きくなくて良いので、上層のプラズマ酸化
膜との密着性が十分改善される1分程度の処理で済むの
でプラズマ処理時間の短縮ができる。
FIG. 5 is a vertical sectional view of another embodiment of the present invention. Here, an organosiloxane polymer is applied and plasma treatment is performed for 1 minute, as in the case of one example. Next, heat treatment is performed to grow a plasma oxide film 57, and after forming a through hole, an Al wiring 58 is formed. In this embodiment, since the upper layer plasma oxide film 57 is present, the O 2 plasma resistance of the organic siloxane-based polymer does not need to be so large, so that the adhesion with the upper layer plasma oxide film is sufficiently improved for about 1 minute. Therefore, the plasma processing time can be shortened.

〔発明の効果〕〔The invention's effect〕

以上説明したように本発明は有機シロキサン系ポリマー
が未架橋の状態で表面付近の有機成分を解離した後、熱
処理を行って膜を結合させるため無機に近いち密な膜が
表面に形成される。これにより膜質が劣化することなく
上層膜との密着性を向上することができ、また、後工程
でのO2プラズマによるダメージを防ぐことができる。そ
の結果平坦性が良く、信頼性の高い配線層間膜を形成す
ることができ、信頼性の高い半導体装置を得ることがで
きる。
As described above, in the present invention, since the organic siloxane polymer dissociates the organic components near the surface in a non-crosslinked state, heat treatment is performed to bond the films, so that a dense film close to an inorganic film is formed on the surface. This makes it possible to improve the adhesion to the upper layer film without deteriorating the film quality, and prevent damage due to O 2 plasma in the subsequent step. As a result, a wiring interlayer film having good flatness and high reliability can be formed, and a highly reliable semiconductor device can be obtained.

【図面の簡単な説明】 第1図(A)〜(C)は本発明の一実施例を説明するた
めの工程断面図、第2図は本発明の一実施例に用いたプ
ラズマ処理装置の断面図、第3図は本発明の一実施例に
より形成された有機シロキサン系ポリマー内の炭素濃度
を示したグラフ、第4図は従来例により形成された有機
シロキサン系ポリマー内の炭素濃度を示したグラフ、第
5図は本発明の他の実施例を示す縦断面図、第6図、第
7図は従来例を示す縦断面図である。 11,51,61,71……半導体基板、12,52,62,72……絶縁膜、
13,17,53,58,63,66,73,77……Al配線、14,54,57,64,74,
76……プラズマ酸化膜、15,55,65,75……有機シロキサ
ン系ポリマー、16,56……有機成分の解離した層、67…
…クラック、78……はがれ。
BRIEF DESCRIPTION OF THE DRAWINGS FIGS. 1A to 1C are process cross-sectional views for explaining an embodiment of the present invention, and FIG. 2 shows a plasma processing apparatus used in the embodiment of the present invention. A sectional view, FIG. 3 is a graph showing a carbon concentration in an organic siloxane-based polymer formed according to one embodiment of the present invention, and FIG. 4 is a graph showing a carbon concentration in an organo-siloxane-based polymer formed according to a conventional example. FIG. 5 is a vertical sectional view showing another embodiment of the present invention, and FIGS. 6 and 7 are vertical sectional views showing a conventional example. 11,51,61,71 …… Semiconductor substrate, 12,52,62,72 …… Insulating film,
13,17,53,58,63,66,73,77 …… Al wiring, 14,54,57,64,74,
76 ... Plasma oxide film, 15,55,65,75 ... Organosiloxane polymer, 16,56 ... Dissociated layer of organic components, 67 ...
… Crack, 78 …… Peeling.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】半導体基板上に絶縁膜を介して第1の金属
配線層を形成する工程と、この第1の金属配線層上に第
1の無機絶縁膜を形成する工程と、この第1の無機絶縁
膜上に有機シロキサン系ポリマー溶液を塗布する工程
と、1Torr以下の圧力のO2プラズマにさらし前記有機シ
ロキサン系ポリマーの表面付近の有機成分を解離させる
工程と、引き続き熱処理を行い有機シロキサン系ポリマ
ー結合させる工程と、この有機シロキサン系ポリマー上
に直接または第2の無機絶縁膜を介して第2の金属配線
を形成する工程とを含むことを特徴とする半導体装置の
製造方法
1. A step of forming a first metal wiring layer on a semiconductor substrate through an insulating film, a step of forming a first inorganic insulating film on the first metal wiring layer, and a step of forming the first inorganic insulating film. of a step of applying the organic siloxane polymer solution on the inorganic insulating film, a step of dissociating an organic component in the vicinity of the surface of the organic siloxane polymer exposed to O 2 plasma pressures below 1 Torr, organosiloxane subsequently subjected to a heat treatment And a step of forming a second metal wiring on the organic siloxane-based polymer directly or via a second inorganic insulating film.
JP63266519A 1988-10-21 1988-10-21 Method for manufacturing semiconductor device Expired - Fee Related JPH07114239B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63266519A JPH07114239B2 (en) 1988-10-21 1988-10-21 Method for manufacturing semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63266519A JPH07114239B2 (en) 1988-10-21 1988-10-21 Method for manufacturing semiconductor device

Publications (2)

Publication Number Publication Date
JPH02113555A JPH02113555A (en) 1990-04-25
JPH07114239B2 true JPH07114239B2 (en) 1995-12-06

Family

ID=17432021

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63266519A Expired - Fee Related JPH07114239B2 (en) 1988-10-21 1988-10-21 Method for manufacturing semiconductor device

Country Status (1)

Country Link
JP (1) JPH07114239B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4095763B2 (en) 2000-09-06 2008-06-04 株式会社ルネサステクノロジ Semiconductor device and manufacturing method thereof

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS582043A (en) * 1981-06-29 1983-01-07 Fujitsu Ltd Formation of multilayer wiring layer
JPS59152629A (en) * 1983-02-21 1984-08-31 Nippon Telegr & Teleph Corp <Ntt> Pattern formation
JPS62290139A (en) * 1986-06-09 1987-12-17 Fujitsu Ltd High-temperature resin composition

Also Published As

Publication number Publication date
JPH02113555A (en) 1990-04-25

Similar Documents

Publication Publication Date Title
JP2004518283A (en) Filling method of trench
JPH0729897A (en) Method for manufacturing semiconductor device
JPS59154029A (en) Formation of insulating film
JPH06349950A (en) Semiconductor device and manufacturing method thereof
KR0138853B1 (en) Curing method of spin-on glass by plasma process
JPH07114239B2 (en) Method for manufacturing semiconductor device
JP3921823B2 (en) Manufacturing method of SOI wafer and SOI wafer
JP2925960B2 (en) Method for manufacturing semiconductor device
JP3363614B2 (en) Method for manufacturing semiconductor device
JP3391575B2 (en) Method for curing multilayer SOG film
JPH08203891A (en) Method for manufacturing semiconductor device
JP3204041B2 (en) Method of forming insulating film
JPH08306681A (en) Method of forming flattening insulating film
JP2636715B2 (en) Method for manufacturing semiconductor device
JPH09241518A (en) Resin composition and method for forming multilayer wiring
JPS6046036A (en) Manufacture of semiconductor device
JP2928409B2 (en) Method for manufacturing semiconductor device
JP3327994B2 (en) Method for manufacturing semiconductor device
JPS61187236A (en) Manufacture of semiconductor device
US20040214009A1 (en) Adhesion promoting technique
JPH0878528A (en) Wiring forming method for semiconductor device
JPS6169135A (en) Manufacture of semiconductor device
JPS63226946A (en) Semiconductor device
JPH10294311A (en) Fabrication of semiconductor device
JPS63128730A (en) Multilayer interconnecting method

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees