JPH0715992B2 - Bidirectional 2-terminal thyristor - Google Patents
Bidirectional 2-terminal thyristorInfo
- Publication number
- JPH0715992B2 JPH0715992B2 JP1295430A JP29543089A JPH0715992B2 JP H0715992 B2 JPH0715992 B2 JP H0715992B2 JP 1295430 A JP1295430 A JP 1295430A JP 29543089 A JP29543089 A JP 29543089A JP H0715992 B2 JPH0715992 B2 JP H0715992B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor layer
- conductivity type
- current
- thyristor
- bidirectional
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000002457 bidirectional effect Effects 0.000 title claims description 13
- 239000004065 semiconductor Substances 0.000 claims description 38
- 239000012535 impurity Substances 0.000 claims description 14
- 241000238558 Eucarida Species 0.000 claims 1
- 230000003321 amplification Effects 0.000 description 20
- 238000003199 nucleic acid amplification method Methods 0.000 description 20
- 238000009826 distribution Methods 0.000 description 10
- 238000004519 manufacturing process Methods 0.000 description 8
- 230000007423 decrease Effects 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 5
- 238000000034 method Methods 0.000 description 5
- 230000007704 transition Effects 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- JCALBVZBIRXHMQ-UHFFFAOYSA-N [[hydroxy-(phosphonoamino)phosphoryl]amino]phosphonic acid Chemical compound OP(O)(=O)NP(O)(=O)NP(O)(O)=O JCALBVZBIRXHMQ-UHFFFAOYSA-N 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000010304 firing Methods 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- VMXJCRHCUWKQCB-UHFFFAOYSA-N NPNP Chemical compound NPNP VMXJCRHCUWKQCB-UHFFFAOYSA-N 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000010485 coping Effects 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000007562 laser obscuration time method Methods 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
Landscapes
- Thyristors (AREA)
Description
【発明の詳細な説明】 (産業上の利用分野) 本発明はPNPNP(NPNPN)型双方向性2端子サイリスタに
かかるもので、その雷サージ電流耐量の向上と製造の歩
留まりの向上に関するものである。DETAILED DESCRIPTION OF THE INVENTION (Field of Industrial Application) The present invention relates to a PNPNP (NPNPN) type bidirectional two-terminal thyristor, and relates to improvement in lightning surge current withstanding and improvement in manufacturing yield. .
(従来技術とその解決すべき問題点) 不純物拡散のような通常の方法により作られる第1図
(a)(b)に示す断面図および上部金属電極の図示を
省略した平面図の如きP1N1PN2P2型構造をもつ2端子サ
イリスタは広く用いられている。(なお図中M1,M2は金
属電極、Inは絶縁膜例えばSiO2膜、dはP1とP2層の重
なり幅を示す)また最近においては小型安価であってサ
ージ電流耐量が大きく、しかも2端子であるので使用が
簡単であるなどの理由から、通信回線その他における雷
サージ防護用などとして広く使用されている。(Prior Art and Problems to be Solved) P 1 such as a cross-sectional view shown in FIGS. 1 (a) and 1 (b) and a plan view in which the upper metal electrode is omitted, which is formed by a usual method such as impurity diffusion Two-terminal thyristors with N 1 PN 2 P 2 type structure are widely used. (Note in the figure M 1, M 2 is a metal electrode, I n is an insulating film such as SiO 2 film, d is P 1 and showing the overlapping width of the P 2 layer) surge current withstand a small inexpensive in addition recently It is widely used for protection against lightning surges in communication lines and the like because it is large and has two terminals, so it is easy to use.
しかし現在のサイリスタではその構造上サージ特に雷サ
ージの如き、急峻な立上りの電流サージに対する耐量の
現在以上の向上を望むことには無理がある。しかもサイ
リスタの縦構造や、各層の不純物濃度、厚み、さらには
各構造の幾何学的位置などのばらつきによって大きく影
響されてサージ電流耐量にばらつきを生ずる。このため
精度の高いプロセス技術の適用などにより、上記のよう
な影響を極力排除することが行われている。しかしプロ
セス技術の精度向上などには限界があるため、サージ電
流耐量のばらつきを少なくしての量産には困難がある。
従って、従来の構造によっては雷サージ電流耐量にすぐ
れた双方向性2端子サイリスタを歩留まりよく作ること
はできにくい。However, in the current thyristor, it is impossible to improve the withstand capability against current surge of steep rising, such as surge, especially lightning surge, due to its structure. Moreover, variations in the surge current withstand capacity are greatly affected by variations in the vertical structure of the thyristor, the impurity concentration and thickness of each layer, and the geometrical position of each structure. For this reason, by applying highly accurate process technology and the like, the above-mentioned influence is eliminated as much as possible. However, there is a limit in improving the precision of the process technology, so it is difficult to mass-produce with a small variation in surge current withstand.
Therefore, depending on the conventional structure, it is difficult to manufacture a bidirectional two-terminal thyristor having excellent withstand lightning surge current with good yield.
以下にその理由を第1図に示した本発明に関係する通常
の双方向性2端子サイリスタについて第2図を参照して
説明する。The reason will be described below with reference to FIG. 2 for a general bidirectional two-terminal thyristor relating to the present invention shown in FIG.
前記第1図の双方向性2端子サイリスタの要部断面図を
示す第2図(a)において、図中(+)(−)の方向に
電圧を印加すると、印加電圧の殆どは接合J3にかかり、
電圧電流特性を示す第2図(b)のステップ1のように
電流Iは殆ど流れない。電圧が接合J3のブレークオーバ
電圧VBOに達してこれを越えると、ターンオン移行領域
である第2図(b)のステップ2のように電流Iが増加
する。すると第2図(a)中に示す破線矢印のようにN1
層より電子の注入量が増加する。このためN1,P,N2トラ
ンジスタの電流増幅率αNは、その電流依存性により増
加する。In FIG. 2 (a) showing a cross-sectional view of the main part of the bidirectional two-terminal thyristor of FIG. 1, when a voltage is applied in the directions of (+) and (−) in the figure, most of the applied voltage is the junction J 3 Take a
The current I hardly flows as in step 1 of FIG. 2 (b) showing the voltage-current characteristic. When the voltage reaches and exceeds the breakover voltage V BO of the junction J 3 , the current I increases as in step 2 of FIG. 2 (b) which is the turn-on transition region. Then as indicated by the broken line arrows in FIG. 2 (a) N 1
The injection amount of electrons is increased from the layer. Therefore, the current amplification factor α N of the N 1 , P, N 2 transistors increases due to its current dependence.
一方N2層を横方向に流れる電流分布によってN2層の横方
向抵抗による電圧降下を生じ、これが接合J4に順方向バ
イアスをかける。このため第2図(a)中に実線矢印で
示すように正孔の注入が起こり、これにもとづく電流に
よってトランジスタP2,N2,Pの電流増幅率αPが増加す
る。その結果αN+αP=1になって接合J3が逆方向耐圧
を保持できなくなるため、第2図(b)のターンオン移
行領域であるステップ3を経過してステップ4のオン領
域に移行するが、この場合オンは最初一点で行われ、そ
の後のキャリアの拡散により素子の全面に拡がってオン
となる。Meanwhile a voltage drop occurs due to the lateral resistance of N 2 layer by a current distribution flowing through the N 2 layer in the lateral direction, which is forward biased junction J 4. As a result, holes are injected as shown by the solid arrows in FIG. 2 (a), and the current based on this causes the current amplification rate α P of the transistors P 2 , N 2 , and P to increase. As a result, α N + α P = 1 and the junction J 3 cannot hold the reverse breakdown voltage, so that the step 3 which is the turn-on transition area in FIG. However, in this case, the on-state is initially performed at one point, and then spreads over the entire surface of the element by the diffusion of carriers, and is turned on.
以上のように第1図のサイリスタはターンオン動作を行
うが、ここで雷サージのように急峻な立上りの電流サー
ジに対する耐量は、第2図(a)のターンオン移行領域
であるステップ2,3即ちターンオン時に生ずる電力損失
と、一点における初期点弧が全ターンオン面積に拡がる
までのスピードによって定まり、特に前者によるところ
が大きい。そこで第2図(b)のターンオン移行領域を
示すステップ2,3における動作を第2図によって更に詳
しく説明する。As described above, the thyristor of FIG. 1 performs the turn-on operation. Here, the withstand capability against a current surge of a steep rising such as a lightning surge is determined by the steps 2, 3 in the turn-on transition region of FIG. It depends on the power loss that occurs at turn-on and the speed at which the initial ignition at one point spreads over the entire turn-on area, especially due to the former. Therefore, the operation in steps 2 and 3 showing the turn-on transition region of FIG. 2B will be described in more detail with reference to FIG.
即ち第2図(b)のステップ2において接合J3を横切っ
て流れる電流の密度、従って接合J2を横切って流れる電
流I1の密度は、第2図(c)に示すP1,P2層の重なり部
dの中心からの距離xと電流電圧の関係図中の曲線
(I)のように、各層の横方向抵抗のため素子の中心O
に近い部分(短絡部に近い部分)A点において最も大き
くなる。(なお第2図(b)のステップ2において負性
抵抗を示す場合には、この電流の集中傾向は更に強ま
る。) その結果N2層を流れる電流は第2図(c)中の曲線(I
I)のようになり、この電流によって生ずる電圧降下、
即ち第2図(a)の接合J4の順バイアスは、第2図
(c)中の曲線(III)のようにA点近傍まで急激に増
加し、そののちその増加は緩やかになる。このためこの
順バイアス電圧により接合J4を通って順方向電流が流れ
出すが、その電流I2の密度は第2図(c)中の曲線(I
V)の如く素子の中心部Oより離れたB点において最大
となる。That is, in step 2 of FIG. 2 (b), the density of the current flowing across the junction J 3 and, hence, the density of the current I 1 flowing across the junction J 2 is P 1 , P 2 shown in FIG. 2 (c). The relationship between the distance x from the center of the overlapping portion d of the layers and the current-voltage, as indicated by the curve (I) in the figure, the center O of the element due to the lateral resistance of each layer.
It becomes the largest at the point A (the portion close to the short-circuited portion). (Note that when negative resistance is shown in step 2 of FIG. 2B, this tendency of current concentration is further strengthened.) As a result, the current flowing through the N 2 layer is the curve ( I
I) and the voltage drop caused by this current,
That is, the forward bias of the junction J 4 in FIG. 2 (a) rapidly increases up to the vicinity of point A as shown by the curve (III) in FIG. 2 (c), and thereafter the increase becomes gentle. Therefore, due to this forward bias voltage, a forward current flows out through the junction J 4, and the density of the current I 2 is shown by the curve (I
As shown in V), it becomes maximum at the point B away from the center O of the element.
ここでターンオン条件であるαN+αP=1に関係する電
流増幅率のαN,αPは、双方向性サイリスタの短絡エミ
ッタ構造にもとづく前記電流I1,I2の電流分布に依存
し、また依存の程度は縦構造や、N1P1N2P層の不純物濃
度、厚み、ライフタイム等、更には各構造の位置的不均
一等によって大きく変化する。このため電流増幅率αN
は依存度に対応して、第2図(d)に示す距離xと電流
増幅率の関係図のようにA点において最大となり、A点
から離れるに伴い減少する。一方電流増幅率αPの依存
度に対応して第2図(d)に示すようにB点において最
大となり、これから離れるに伴って減少する。従って、
電流増幅率αNとαPの最大点は位置のずれをもち、また
この位置のずれは変動するが、これは定性的に第3図に
示す如くベース幅WNとWPを変化させることに相当し、例
えばA点に対してB点が離れるに伴いベース幅WN,WPを
増大させて、ターンオン条件のαN+αP=1における電
流増幅率αN,αPを実効的に減少させたことに相当す
る。このためターンオン現象の時間的推移を考えればタ
ーンオンタイムを増大させたことになり、前記ターンオ
ン移行時における電力損失を増加させることになる。即
ち従来のサイリスタ構造によっては現在以上のサージ電
流耐量の向上は望み得ない。Here, the current amplification factors α N and α P related to the turn-on condition α N + α P = 1 depend on the current distribution of the currents I 1 and I 2 based on the short-circuited emitter structure of the bidirectional thyristor, The degree of dependence greatly changes depending on the vertical structure, the impurity concentration, the thickness, the lifetime of the N 1 P 1 N 2 P layer, and the positional nonuniformity of each structure. Therefore, the current amplification factor α N
Corresponding to the degree of dependence, becomes maximum at point A and decreases with distance from point A, as shown in the relationship diagram of distance x and current amplification factor shown in FIG. 2 (d). On the other hand, corresponding to the dependency of the current amplification factor α P , it becomes maximum at point B as shown in FIG. 2 (d), and decreases with increasing distance from it. Therefore,
The maximum points of the current amplification factors α N and α P have a positional shift, and this positional shift fluctuates. This is qualitatively that the base widths W N and W P are changed as shown in FIG. The base widths W N and W P are increased as the point B moves away from the point A, and the current amplification factors α N and α P at the turn-on condition α N + α P = 1 are effectively It corresponds to the decrease. Therefore, considering the time transition of the turn-on phenomenon, the turn-on time is increased, and the power loss at the time of transition to the turn-on is increased. That is, it is not possible to expect further improvement in the surge current withstanding capability by the conventional thyristor structure.
これに加えて実効的電流増幅率αN,αPの減少やターン
オン時間の増加などの程度は製造上における前記縦構造
のばらつき等によって影響され、これに伴い初期点弧位
置をもばらつかせ、ターンオン後のターンオン面積に拡
がり速度をもばらつかせる。従って従来構造によっては
現在以上の急峻な立上りの電流サージ耐量をもつ双方向
性2端子サイリスタを、歩留まりよく製造することはで
きにくい。In addition, the degree of decrease of the effective current amplification factors α N and α P and the increase of the turn-on time are influenced by the variation of the vertical structure in manufacturing, and the initial firing position is also varied accordingly. , It spreads to the turn-on area after turn-on and the speed can be varied. Therefore, depending on the conventional structure, it is difficult to manufacture a bidirectional two-terminal thyristor having a current surge withstanding capability of a steep rise higher than that of the present structure with a high yield.
(発明の目的) 本発明は不純物拡散などの従来の通常の製造手段を用い
て、サージ電流耐量にすぐれた双方向性2端子サイリス
タを歩留まりよく安定に量産しうる手段の提供を目的と
するもである。(Object of the Invention) It is another object of the present invention to provide a means for stably mass-producing a bidirectional two-terminal thyristor having an excellent surge current withstanding capability by using a conventional ordinary manufacturing means such as impurity diffusion. Is.
(問題点を解決するための本発明の手段) 上記の解明結果はサージ電流耐量の低下とばらつきの原
因が電流増幅率αNとαPの相対的な位置ずれに起因する
ことを示しており、これは電流増幅率αNの最大点もし
くはその近傍において電流増幅率αPの最大点が生ずる
ようにすれば、ターンオン領域における電力損失を低下
することができ、しかも初期点弧位置をこの点に局限し
てばらつきを少なくできることを示している。一方電流
増幅率αN,αPは素子内の電流分布に依存し、電流分布
は周知のようにP1N1P2N2層の不純物濃度や厚み、ライフ
タイムなどによって変化し、不純物濃度などの構造制御
手段により電流分布を制御できる。(Means of the Present Invention for Solving Problems) The above elucidation results show that the cause of the decrease and variation in the surge current withstand is due to the relative displacement between the current amplification factors α N and α P. , which if such maximum point of the current amplification factor alpha P occurs at the maximum point or near the current amplification factor alpha N, it is possible to reduce power loss in the turn-on region, yet this respect the initial firing position It shows that the variation can be reduced by limiting to. On the other hand, the current amplification factors α N and α P depend on the current distribution in the device, and as is well known, the current distribution changes depending on the impurity concentration and thickness of the P 1 N 1 P 2 N 2 layer, the lifetime, etc. The current distribution can be controlled by the structure control means such as.
本発明は不純物濃度などの構造制御手段により電流増幅
率αNが最大となる位置の対応部に電流増幅率αPが大と
なる領域を設けることにより、上記従来技術の問題点を
解決できることを着想してなされたものである。次に本
発明を実施例によって説明する。The present invention can solve the above-mentioned problems of the prior art by providing a region where the current amplification factor α P is large in the corresponding portion at the position where the current amplification factor α N is maximized by the structure control means such as the impurity concentration. The idea was made. Next, the present invention will be described with reference to examples.
なお、本明細書においては、主として第1半導体層を第
一の導電型としてP層,第2半導体層を第二の導電型と
してN層,第3半導体層を第一の導電型としてP層,第
4半導体層を第二として導電型のN層および第5半導体
層の第一の導電型としてP層としてあるが、第1半導体
層を第二の導電型,第2半導体層を第一の導電型,第3
半導体層を第二の導電型,第4半導体層を第一の導電型
および第5半導体層を第二の導電型としてもよい。In the present specification, mainly the first semiconductor layer is a P layer with the first conductivity type, the second semiconductor layer is an N layer with the second conductivity type, and the third semiconductor layer is a P layer with the first conductivity type. , The fourth semiconductor layer is a second conductivity type N layer and the fifth semiconductor layer is a first conductivity type P layer, but the first semiconductor layer is a second conductivity type and the second semiconductor layer is a first conductivity type. Conductivity type, third
The semiconductor layer may have the second conductivity type, the fourth semiconductor layer may have the first conductivity type, and the fifth semiconductor layer may have the second conductivity type.
(実施例) 第4図(a)(b)(c)は構造制御手段としての不純
物濃度分布の制御を利用して目的を達成した、本発明の
一実施例の断面図、上部金属電極や絶縁膜の図示を省略
した平面図、(a)図のA−A′部およびB−B′部断
面における不純物濃度の分布図で、その特徴とするとこ
ろは次の点にある。即ち選択拡散その他通常用いられる
手段により、幅dをもつP1,P2層の重なり部分近傍の
P1,P2層中にそれぞれ第4図(c)(d)に濃度分布を
示すように不純物濃度を局部的に大きくした部分C領域
部を設けた点にある。(Embodiment) FIGS. 4 (a), (b), and (c) are cross-sectional views of an embodiment of the present invention in which the object is achieved by utilizing the control of the impurity concentration distribution as a structure control means, an upper metal electrode, A plan view in which the insulating film is omitted, and a distribution diagram of the impurity concentration in the AA 'section and the BB' section of FIG. 9A are characteristic features thereof are as follows. That is, by selective diffusion or other commonly used means, the P 1 and P 2 layers having the width d are
The point is that a partial C region portion in which the impurity concentration is locally increased is provided in the P 1 and P 2 layers, respectively, as shown in the concentration distributions of FIGS. 4 (c) and 4 (d).
このようにすれば第4図(a)に示す(+)(−)の極
性で電圧が印加されたとき、第2図(a)のターンオン
領域であるステップ2の電流は、N1,P,N2層の横方向抵
抗は不変であるから、その分布は第2図(c)に示した
ものと不変であるが、P2層の不純物濃度が大であるた
め、同一電流に対するP2,N2,Pトランジスタの電流増幅
率も大となる。このため電流増幅率αPの位置分布は第
5図中の実線図示のようになり、(図中の破線曲線はC
領域以外の部分の電流増幅率の曲線を示す)ターンオン
条件を示すαN+αPはC領域の近傍に強制的に局限され
て最大になって、等価的に前記第3図により説明したベ
ースWNとWPとを小する。By doing so, when a voltage is applied with the polarities (+) and (-) shown in FIG. 4 (a), the current in step 2, which is the turn-on region in FIG. 2 (a), is N 1 , P , The lateral resistance of the N 2 layer does not change, so its distribution is the same as that shown in FIG. 2 (c), but since the impurity concentration of the P 2 layer is large, P 2 for the same current is increased. , the current amplification factor of N 2, P transistor also becomes large. Therefore, the position distribution of the current amplification factor α P is as shown by the solid line in FIG. 5 (the broken line curve in the figure is C
The curve of the current amplification factor of the portion other than the region is shown) α N + α P showing the turn-on condition is forcibly confined to the vicinity of the C region and becomes maximum, and equivalently, the base W described with reference to FIG. Reduce N and W P.
従ってターンオン領域における電力損失を少なくして、
雷サージ電流耐量を向上できる。また初期点弧位置もC
領域に強制的に局限されて点弧極として作用する。Therefore, the power loss in the turn-on region is reduced,
The lightning surge current withstand capability can be improved. The initial firing position is also C
It is forcibly confined to the region and acts as an ignition pole.
一方以上のような本発明の動作は、構造が対称であるか
ら反対方向の電流を流した場合にも同様に得られる。On the other hand, the above-described operation of the present invention is similarly obtained when a current flows in the opposite direction because the structure is symmetrical.
従って本発明によれば従来と変わることのない製造手段
を用いて雷サージのような急峻な立上りをもつサージ電
流に対する耐量の大きい双方向性2端子サイリスタを歩
留まりよく製造できる。Therefore, according to the present invention, it is possible to manufacture a bidirectional two-terminal thyristor having a large withstand capability against a surge current having a steep rise such as a lightning surge with a high yield by using manufacturing means which are the same as those of the conventional method.
(他の実施例) 以上本発明の一実施例について説明したが、C領域にお
いて電流増幅率αPを他の部分に対して相対的に大きく
するに当たっての構造制御手段として、C領域における
N1,N2層のベース幅を小としたり、C領域部分における
P1,P2層の表面濃度を大としたり、更にはライフタイム
キラーの導入、或いはライフタイムキラーゲッター等の
公知の技法を用いてライフタイムを小とすることによ
り、電流増幅率αN,αPの関係を第5図のようにして同
様の効果を得ることができ、また上記の各方法を適当に
組合わせて適用できる。(Other Embodiments) One embodiment of the present invention has been described above. As a structure control means for increasing the current amplification factor α P relatively to other portions in the C region, the C region is used.
The base width of the N 1 and N 2 layers is made small, and in the C area part
The current amplification factor α N , by increasing the surface concentration of the P 1 and P 2 layers, further introducing a lifetime killer, or shortening the lifetime by using a known technique such as a lifetime killer getter, The same effect can be obtained by setting the relationship of α P as shown in FIG. 5, and the above methods can be applied in an appropriate combination.
また以上では第4図に示すように不純物濃度を局部的に
大きくしたC領域がP1,P2層の重なり部の中央部分にの
み局限されて設けられている例について説明したが、例
えば第6図のように素子のほぼ全幅に亘って設けてもよ
い、 なお以上では説明を判り易くするため、本発明に直接関
係のない部分を省略した模式的構造図により説明した
が、素子の信頼度の確保のために通常用いられるチャン
ネルストッパ、他の特性に対応するための各種の面形状
等を適用できることは云うまでもない。Further, as described above, as shown in FIG. 4, an example in which the C region in which the impurity concentration is locally increased is provided only in the central portion of the overlapping portion of the P 1 and P 2 layers has been described. It may be provided over almost the entire width of the element as shown in FIG. 6. In order to make the description easier to understand, the description has been made with reference to a schematic structural diagram in which parts not directly related to the present invention are omitted. It goes without saying that it is possible to apply a channel stopper that is normally used to secure the degree, various surface shapes for coping with other characteristics, and the like.
また以上ではPNPNP導電型の素子について説明したが、P
NPNP導電型の素子、更にはその一部にPNPNP(NPNPN)構
造をもつ複合サイリスタにも適用して同様な効果を奏し
うる。In the above, the PNPNP conductivity type element was explained.
The same effect can be obtained by applying it to an NPNP conductive type element and further to a composite thyristor having a PNPNP (NPNPN) structure in a part thereof.
(発明の効果) 以上の説明から明らかなように本発明によれば、不純物
拡散など従来と全く同じ製造手段を用いて急峻な立上り
のサージ電流耐量の大きい双方向性2端子サイリスタを
歩留まりよく製造しうるすぐれた効果を奏する。(Effects of the Invention) As is apparent from the above description, according to the present invention, a bidirectional two-terminal thyristor having a large surge current withstanding steep rise is manufactured with a high yield by using exactly the same manufacturing means as the conventional one, such as impurity diffusion. It has an excellent effect.
第1図,第2図および第3図は従来素子の説明図、第4
図,第5図は本発明の一実施例の説明図、第6図は本発
明の他の実施例の説明図である。1, 2 and 3 are explanatory views of a conventional element, and FIG.
5 and 5 are explanatory views of one embodiment of the present invention, and FIG. 6 is an explanatory view of another embodiment of the present invention.
Claims (2)
型の第2半導体層,第一の導電型の第3半導体層,第二
の導電型の第4半導体層および第一の導電型の第5半導
体層がこの順序で配列された5層よりなり、一方の表面
に露呈した前記第2半導体層は前記第1半導体層に、他
方の表面に露呈した前記第4半導体層は前記第5半導体
層にそれぞれ短絡されて各々一つの電極をなす双方向性
2端子サイリスタにおいて、該サイリスタの表面から透
視した状態において前記第1半導体層と前記第5半導体
層とが中央部でその全幅方向領域で重なるようにすると
共に、その重なり部分を含む前記第1半導体層および前
記第5半導体層の中央部に不純物濃度を局部的に大きく
した部分を設けたことを特徴とする双方向性2端子サイ
リスタ。1. A first semiconductor layer of a first conductivity type, a second semiconductor layer of a second conductivity type, a third semiconductor layer of a first conductivity type, a fourth semiconductor layer of a second conductivity type, and a fourth semiconductor layer of a second conductivity type. A fifth semiconductor layer of one conductivity type is composed of five layers arranged in this order, the second semiconductor layer exposed on one surface is the first semiconductor layer, and the fourth semiconductor exposed on the other surface. In a bidirectional two-terminal thyristor in which each layer is short-circuited to the fifth semiconductor layer to form one electrode, the first semiconductor layer and the fifth semiconductor layer have a central portion when viewed from the surface of the thyristor. And a region in which the impurity concentration is locally increased is provided in the central portion of the first semiconductor layer and the fifth semiconductor layer including the overlapping portion. 2-directional thyristor.
型の第2半導体層,第一の導電型の第3半導体層,第二
の導電型の第4半導体層および第一の導電型の第5半導
体層がこの順序で配列された5層よりなり、一方の表面
に露呈した前記第2半導体層は前記第1半導体層に、他
方の表面に露呈した前記第4半導体層は前記第5半導体
層にそれぞれ短絡されて各々一つの電極をなす双方向性
2端子サイリスタにおいて、該サイリスタの表面から透
視した状態において前記第1半導体層と前記第5半導体
層とが中央部でその全幅方向領域で重なるようにすると
共に、その全幅方向領域の重なる部分を含む前記第1半
導体層および前記第5半導体層の全幅方向に帯状に不純
物濃度を大きくした部分を設けたことを特徴とする双方
向性2端子サイリスタ。2. A first semiconductor layer of a first conductivity type, a second semiconductor layer of a second conductivity type, a third semiconductor layer of a first conductivity type, a fourth semiconductor layer of a second conductivity type, and a fourth semiconductor layer of a second conductivity type. A fifth semiconductor layer of one conductivity type is composed of five layers arranged in this order, the second semiconductor layer exposed on one surface is the first semiconductor layer, and the fourth semiconductor exposed on the other surface. In a bidirectional two-terminal thyristor in which each layer is short-circuited to the fifth semiconductor layer to form one electrode, the first semiconductor layer and the fifth semiconductor layer have a central portion when viewed from the surface of the thyristor. And a region where the impurity concentration is increased in a strip shape in the entire width direction of the first semiconductor layer and the fifth semiconductor layer including the overlapping portion of the entire width direction region is provided. Bidirectional two-terminal siri Data.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1295430A JPH0715992B2 (en) | 1989-11-14 | 1989-11-14 | Bidirectional 2-terminal thyristor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1295430A JPH0715992B2 (en) | 1989-11-14 | 1989-11-14 | Bidirectional 2-terminal thyristor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH03155675A JPH03155675A (en) | 1991-07-03 |
| JPH0715992B2 true JPH0715992B2 (en) | 1995-02-22 |
Family
ID=17820502
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1295430A Expired - Fee Related JPH0715992B2 (en) | 1989-11-14 | 1989-11-14 | Bidirectional 2-terminal thyristor |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0715992B2 (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0793423B2 (en) * | 1991-08-27 | 1995-10-09 | 工業技術院長 | Surge protection device |
| FR2709872B1 (en) * | 1993-09-07 | 1995-11-24 | Sgs Thomson Microelectronics | Bidirectional shockley diode. |
| KR102425306B1 (en) * | 2017-12-08 | 2022-07-26 | 한양대학교 산학협력단 | Two-terminal vertical 1-t dram and manufacturing method thereof |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CA1006987A (en) * | 1973-05-04 | 1977-03-15 | Michael W. Cresswell | Dynamic isolation of high density conductivity modulation states in integrated circuits |
| JPS5461564U (en) * | 1977-10-07 | 1979-04-28 | ||
| JPS54145484A (en) * | 1978-05-06 | 1979-11-13 | Mitsubishi Electric Corp | Two-way thyristor |
| JPS5530819A (en) * | 1978-08-25 | 1980-03-04 | V Erekutorochiefunichiesukii I | Symmetrical thyristor |
| JPS58188161A (en) * | 1982-04-27 | 1983-11-02 | Nec Corp | Triack |
-
1989
- 1989-11-14 JP JP1295430A patent/JPH0715992B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH03155675A (en) | 1991-07-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6246092B1 (en) | High breakdown voltage MOS semiconductor apparatus | |
| US5485022A (en) | High switching speed IGBT | |
| US4514747A (en) | Field controlled thyristor with double-diffused source region | |
| JPH02290077A (en) | Insulated-gate type bipolar transistor | |
| US4631561A (en) | Semiconductor overvoltage suppressor with accurately determined striking potential | |
| JPH0362309B2 (en) | ||
| EP1104027B1 (en) | Power semiconductor device having a ballast resistor region | |
| US5119148A (en) | Fast damper diode and method | |
| US4611235A (en) | Thyristor with turn-off FET | |
| JPS6016753B2 (en) | Semiconductor switching device and its control method | |
| US3914781A (en) | Gate controlled rectifier | |
| JPH0715992B2 (en) | Bidirectional 2-terminal thyristor | |
| US4682198A (en) | Gate turn-off thyristor with integral capacitive anode | |
| JPH0685435B2 (en) | Bidirectional 2-terminal thyristor | |
| US5486709A (en) | Surge protection device | |
| JP2802970B2 (en) | Planar type two-terminal bidirectional thyristor | |
| US3783350A (en) | Thyristor device | |
| JPS5934147Y2 (en) | Gate turn-off thyristor | |
| JPS6145395B2 (en) | ||
| JPS63174369A (en) | Semiconductor device | |
| JPH0685437B2 (en) | Bidirectional 2-terminal thyristor | |
| RU2037237C1 (en) | Transistor with overvoltage protection | |
| JP2829026B2 (en) | Self-extinguishing semiconductor device | |
| JPH0136711B2 (en) | ||
| JP2825303B2 (en) | Manufacturing method of GTO thyristor with insulated gate |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080222 Year of fee payment: 13 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090222 Year of fee payment: 14 |
|
| LAPS | Cancellation because of no payment of annual fees |