JPH071766B2 - Method for manufacturing semiconductor device - Google Patents
Method for manufacturing semiconductor deviceInfo
- Publication number
- JPH071766B2 JPH071766B2 JP27704085A JP27704085A JPH071766B2 JP H071766 B2 JPH071766 B2 JP H071766B2 JP 27704085 A JP27704085 A JP 27704085A JP 27704085 A JP27704085 A JP 27704085A JP H071766 B2 JPH071766 B2 JP H071766B2
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- semiconductor device
- etching
- treatment
- chlorine gas
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Formation Of Insulating Films (AREA)
- Cleaning Or Drying Semiconductors (AREA)
Description
【発明の詳細な説明】 〔概要〕 Si基板表面の塩素ガス処理において、Si表面層がエッチ
ングされることなく、低温でSi基板内の重金属を除去及
びゲッタリングするため塩素ガス処理に先立ち薄い酸化
層をSi基板表面に設ける。DETAILED DESCRIPTION [Overview] In chlorine gas treatment of a Si substrate surface, a thin oxide is removed before chlorine gas treatment in order to remove and getter heavy metals in the Si substrate at a low temperature without etching the Si surface layer. A layer is provided on the Si substrate surface.
本発明は、半導体装置の製造方法に関するものであり、
さらに詳しく述べるならばSi半導体基板を用いて半導体
装置を製造する工程のうち洗浄工程、特に塩素ガスによ
り重金属を洗浄する工程、の改良に関するものである。The present invention relates to a method for manufacturing a semiconductor device,
More specifically, the present invention relates to an improvement of a cleaning process, particularly a process of cleaning heavy metals with chlorine gas, in a process of manufacturing a semiconductor device using a Si semiconductor substrate.
Si半導体基板の洗浄は従来からウエット洗浄により行な
われているが、何段階もの処理を必要とするための煩雑
さに問題がある。この問題を解消するためにCl2ガスを
用いて洗浄を行なう方法が提案された。この洗浄法で
は、薄い酸化膜の成長又は堆積工程を経たSi半導体基板
をCl2ガス雰囲気内で100〜500℃に加熱することにより
汚染物を除去する。Conventionally, the cleaning of the Si semiconductor substrate has been performed by wet cleaning, but there is a problem in complexity because it requires several steps of processing. In order to solve this problem, a method of cleaning using Cl 2 gas has been proposed. In this cleaning method, contaminants are removed by heating the Si semiconductor substrate that has undergone the thin oxide film growth or deposition process to 100 to 500 ° C. in a Cl 2 gas atmosphere.
従来の塩素ガスによるSiの汚染除去処理では次のような
問題があった。The conventional problems of decontaminating Si with chlorine gas have the following problems.
(i)塩素ガスによりSiのエッチングが進行するためSi
の深いエッチングを生ずる場合には、塩素ガス洗浄処理
法はSi基板の前処理法として必ずしも適当ではない。特
にMOSのゲート酸化の前処理法として塩素ガス洗浄処理
法を行なおうとすると、表面状態に対して極めて敏感
な、ゲート絶縁膜の特性がSi基板の表面が洗浄処理によ
りエッチングされ凹凸を生ずるため不満足な結果とな
る。(I) Si is etched by chlorine gas, so Si
The chlorine gas cleaning method is not always suitable as a pretreatment method for the Si substrate when deep etching is performed. In particular, when a chlorine gas cleaning treatment method is performed as a pretreatment method for MOS gate oxidation, the characteristics of the gate insulating film, which are extremely sensitive to surface conditions, cause the surface of the Si substrate to be etched by the cleaning treatment, resulting in unevenness. The result is unsatisfactory.
(ii)塩素ガスによるSi基板の被エッチング面を観察す
ると薄い黒化層が認められる。この黒化層は被エッチン
グ面に残存する極めて密度の低いSi層からなる残渣であ
り、Siの超微粒子より構成されると考えられる。特にn
型低抵抗基板を処理すると顕著な残渣が認められる。よ
って、引き続き何らかの洗浄工程が必要となる。(Ii) When the surface of the Si substrate to be etched by chlorine gas is observed, a thin blackened layer is observed. This blackened layer is a residue consisting of a Si layer having an extremely low density remaining on the surface to be etched, and is considered to be composed of ultrafine Si particles. Especially n
When treating the low-resistivity die substrate, a noticeable residue is observed. Therefore, some sort of cleaning process is required subsequently.
(iii)適用可能なエッチング処理条件特に基板温度の
範囲が狭く、従って期待される効果も限定される。(Iii) Applicable etching processing conditions, particularly the range of the substrate temperature is narrow, and therefore the expected effect is also limited.
(iv)エッチング速度がSi基板の比抵抗により著しく異
なるために、同一基板上に比抵抗が異なる領域が設けら
れていると、エッチング効果が同一基板上で異なってく
るとともに期待される効果も限定される。(Iv) Since the etching rate is significantly different depending on the specific resistance of the Si substrate, if regions with different specific resistance are provided on the same substrate, the etching effect will be different on the same substrate and the expected effect will be limited. To be done.
本発明の特徴とするところは、紫外線を照射しながらSi
基板の表面を処理することと、前処理として極く薄い酸
化層を形成することの組合わせにある。Si基板を好まし
くは10〜100Torr圧力を有する塩素雰囲気中に置き基板
温度を100〜500℃という低温に設定し紫外線を照射する
とSiのエッチングが生ずる。唯、Siと塩素との反応には
次のような問題点がある。すなわち、被エッチSi表面下
のバルク中の重金属は一部はガスとして除去され一部は
局所的に集められる。ところでこのようなSiのエッチン
グを通して基板処理をする場合には、エッチングが許容
されるSi膜厚などSi基板に付随した種々の制約があり、
エッチングという現象を利用していることのためにClの
基板中への拡散が充分生起せず基板処理(重金属除去)
の効果が制限される。The feature of the present invention is that Si is irradiated with ultraviolet rays.
It is a combination of treating the surface of the substrate and forming a very thin oxide layer as a pretreatment. The Si substrate is preferably placed in a chlorine atmosphere having a pressure of 10 to 100 Torr, the substrate temperature is set to a low temperature of 100 to 500 ° C., and irradiation of ultraviolet rays causes Si etching. However, the reaction between Si and chlorine has the following problems. That is, a part of the heavy metal in the bulk under the surface of the Si to be etched is removed as a gas and a part is locally collected. By the way, when performing substrate processing through such Si etching, there are various restrictions associated with the Si substrate such as the Si film thickness that allows etching,
Since the phenomenon of etching is used, the diffusion of Cl into the substrate does not occur sufficiently and the substrate is processed (heavy metal removal).
The effect of is limited.
本発明によれば、塩素ガス処理に先立ち、Si基板表面に
薄いSiO2層を設ける。SiO2は塩素ラジカルによりエッチ
ングされないが、紫外線(400nmより短波長)をSiO2層/
Si基板に照射すると、Siには伝導電子が励起される。従
って紫外線を照射しながら塩素雰囲気中にSiO2層/Si基
板を置くと、紫外線照射によりCl2ガスは直接解離されC
lラジカルとなりSiO2中をトンネル現象により透過した
伝導電子によりSiO2表面に吸着され、更に拡散によりSi
基板表面に達し、ClラジカルとSiまたは重金属との反応
が起こる。かかる反応により、Clラジカルはバルク中の
重金属と結合し重金属は一部はガスとして除去され一部
はゲッタされる。紫外線照射によりこの反応を100〜500
℃の低温で誘起することができる。According to the present invention, a thin SiO 2 layer is provided on the surface of the Si substrate prior to the chlorine gas treatment. SiO 2 is not etched by the chlorine radicals, ultraviolet (wavelength shorter than 400 nm) SiO 2 layer /
When the Si substrate is irradiated, conduction electrons are excited in Si. Therefore, if the SiO 2 layer / Si substrate is placed in a chlorine atmosphere while irradiating with ultraviolet rays, Cl 2 gas is directly dissociated by the irradiation of ultraviolet rays and C
l Radicals are adsorbed on the SiO 2 surface by conduction electrons that have penetrated through SiO 2 due to the tunneling phenomenon, and are further diffused into Si.
Reaching the surface of the substrate, Cl radicals react with Si or heavy metals. By such a reaction, Cl radicals bond with heavy metals in the bulk, some of the heavy metals are removed as a gas, and some of them are gettered. This reaction is 100-500 by UV irradiation.
It can be induced at a low temperature of ° C.
上述のように、紫外線照射と酸化層の形成により所望の
結果を達成することができる。ここで酸化層の厚さを20
〜200Åにしたのはこの範囲外では本発明の効果が達成
できないからであり、また紫外線の波長を180〜400nmと
したのは塩素ガスの解離とSi伝導電子の励起が有効に行
われるからである。酸化層の形成法はCVD、熱酸化等任
意の方法であってもよい。As mentioned above, the desired result can be achieved by UV irradiation and formation of an oxide layer. Where the thickness of the oxide layer is 20
The reason for setting to ~ 200Å is that the effect of the present invention cannot be achieved outside this range, and the reason for setting the wavelength of ultraviolet rays to 180 to 400 nm is that chlorine gas dissociation and Si conduction electron excitation are effectively performed. is there. The oxide layer may be formed by any method such as CVD or thermal oxidation.
上述のようにSiO2層を予め設けることにより、Siのエッ
チングが抑制されるために(i)エッチングよりもゲタ
リング、重金属との結合が優先的に進行し長時間塩素ガ
ス処理が可能になり、(ii)残渣の生成がなくなり、ま
た(iii)Si基板に異なる比抵抗領域がある場合でも塩
素ガス処理が適用可能になった。By previously providing the SiO 2 layer as described above, since the etching of Si is suppressed, (i) the gettering and the bonding with the heavy metal are preferentially advanced as compared with the etching, and the chlorine gas treatment becomes possible for a long time, (Ii) The generation of residue is eliminated, and (iii) chlorine gas treatment can be applied even when the Si substrate has different resistivity regions.
以下本発明の実施例を第1図を参照して説明する。 An embodiment of the present invention will be described below with reference to FIG.
図中1はHgランプ、2は紫外線選択反射ミラー、3はベ
ルジャ、4は合成石英窓、5はヒータ、6は真空ポンプ
に接続された排気口、7は塩素ガスをキャリアガス(不
活性ガス)とともに、または塩素ガスのみを供給する供
給口である。In the figure, 1 is an Hg lamp, 2 is an ultraviolet selective reflection mirror, 3 is a bell jar, 4 is a synthetic quartz window, 5 is a heater, 6 is an exhaust port connected to a vacuum pump, 7 is chlorine gas as a carrier gas (inert gas). ), Or a supply port for supplying only chlorine gas.
下記条件にて処理を行なった。The treatment was performed under the following conditions.
Cl2圧力−50Torr(100%Cl2ガス) Cl2流量−15sccm 紫外線波長−290〜370nm 紫外線強度−800mW/cm2 基板−窓間距離−5cm SiO2層−30Å(1000℃ドライ酸化) 処理時間−60分 基板温度−300℃ 上記処理後、ドライ酸化により酸化膜厚を100ÅとしAl
電極を形成した。C−t測定による少数キャリヤの生成
寿命は未処理基板では〜100μsecのものが〜200μsecに
改善された。Cl 2 pressure −50 Torr (100% Cl 2 gas) Cl 2 flow rate −15 sccm UV wavelength −290 to 370 nm UV intensity −800 mW / cm 2 Substrate-window distance −5 cm SiO 2 layer −30 Å (1000 ℃ dry oxidation) Treatment time −60 minutes Substrate temperature −300 ° C. After the above treatment, dry oxidation is performed to make the oxide film thickness 100 Å.
The electrode was formed. The generation life of minority carriers by Ct measurement was improved to about 200 μsec from that of about 100 μsec on an untreated substrate.
Si基板の光励起塩素処理前に薄い酸化膜を堆積又は成長
することによりSiのエッチングを抑えて重金属除去効果
を出すことができる。By depositing or growing a thin oxide film on the Si substrate before photoexcited chlorine treatment, Si etching can be suppressed and a heavy metal removal effect can be obtained.
第1図は本発明の表面処理法を実施する装置の例を示す
概念図である。 1……Hgランプ、2……紫外線選択反射ミラー、3……
ペルジャ、4……合成石英窓、5……抵抗加熱ヒータ、
6……真空排気口、7……ガス供給口。FIG. 1 is a conceptual diagram showing an example of an apparatus for carrying out the surface treatment method of the present invention. 1 …… Hg lamp, 2 …… UV selective reflection mirror, 3 ……
Perger, 4 ... Synthetic quartz window, 5 ... Resistance heater,
6 ... vacuum exhaust port, 7 ... gas supply port.
Claims (1)
う半導体装置の製造方法において、処理に先立ち20〜20
0Åの酸化層をSi基板表面に成長又は堆積すること、処
理中には180〜400nmの紫外線を照射することを特徴とす
る半導体装置の製造方法。1. A method for manufacturing a semiconductor device, which comprises a surface treatment of a Si substrate using chlorine gas, wherein 20 to 20 is provided before the treatment.
A method for manufacturing a semiconductor device, which comprises growing or depositing a 0 Å oxide layer on the surface of a Si substrate and irradiating ultraviolet rays of 180 to 400 nm during processing.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP27704085A JPH071766B2 (en) | 1985-12-11 | 1985-12-11 | Method for manufacturing semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP27704085A JPH071766B2 (en) | 1985-12-11 | 1985-12-11 | Method for manufacturing semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62136827A JPS62136827A (en) | 1987-06-19 |
| JPH071766B2 true JPH071766B2 (en) | 1995-01-11 |
Family
ID=17577943
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP27704085A Expired - Lifetime JPH071766B2 (en) | 1985-12-11 | 1985-12-11 | Method for manufacturing semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH071766B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2001077605A1 (en) * | 2000-04-05 | 2001-10-18 | Masashi Tsunesada | Gun sighting apparatus |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS649627A (en) * | 1987-07-02 | 1989-01-12 | Fujitsu Ltd | Manufacture of semiconductor device |
| JPS6459822A (en) * | 1987-08-31 | 1989-03-07 | Nec Corp | Cleaning of si surface and its apparatus |
| US5225355A (en) * | 1988-02-26 | 1993-07-06 | Fujitsu Limited | Gettering treatment process |
| JP2686762B2 (en) * | 1988-02-26 | 1997-12-08 | 富士通株式会社 | Gettering method |
| JP2735250B2 (en) * | 1988-10-17 | 1998-04-02 | 日本電気株式会社 | Method of forming silicon oxide film |
| JP2770083B2 (en) * | 1991-01-23 | 1998-06-25 | 富士通株式会社 | Dry cleaning method for semiconductor substrate |
| DE102005058713B4 (en) * | 2005-12-08 | 2009-04-02 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Method for cleaning the volume of substrates, substrate and use of the method |
-
1985
- 1985-12-11 JP JP27704085A patent/JPH071766B2/en not_active Expired - Lifetime
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2001077605A1 (en) * | 2000-04-05 | 2001-10-18 | Masashi Tsunesada | Gun sighting apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62136827A (en) | 1987-06-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100391840B1 (en) | Method and apparatus for forming an insulating film on the surface of a semiconductor substrate | |
| CA1061915A (en) | Method of fabricating metal-semiconductor interfaces | |
| JPH09190979A (en) | Selective silicon epitaxial growth method and growth apparatus | |
| JPH0580817B2 (en) | ||
| JPH071766B2 (en) | Method for manufacturing semiconductor device | |
| US4243865A (en) | Process for treating material in plasma environment | |
| JP4124675B2 (en) | Method and apparatus for low-temperature oxidation of silicon wafer | |
| JPH02260531A (en) | Treatment of silicon surface | |
| JP3484480B2 (en) | Method for manufacturing semiconductor device | |
| JPH03116727A (en) | Manufacture of semiconductor device | |
| JPH0451972B2 (en) | ||
| JP2694625B2 (en) | Method for etching compound semiconductor substrate and method for manufacturing the same | |
| JP3250996B2 (en) | Silicon substrate having insulating film on surface and method and apparatus for manufacturing the same | |
| EP1383944A1 (en) | Method for treating the surface of a semiconductor material | |
| JP2699928B2 (en) | Pretreatment method for compound semiconductor substrate | |
| JP2558273B2 (en) | Surface cleaning method | |
| JP3416716B2 (en) | Method for forming oxide film on semiconductor substrate surface | |
| JPH06151304A (en) | Compound semiconductor wafer | |
| JPH08335576A (en) | Silicon oxide film-forming method | |
| JP3240305B2 (en) | Solid growth method | |
| JPS6380525A (en) | Formation of coat | |
| JPH05213695A (en) | Diamond thin film deposition method | |
| JP2699611B2 (en) | Thin film formation method | |
| JP2917900B2 (en) | Method for surface treatment of III-V compound semiconductor substrate | |
| JP2663518B2 (en) | Silicon substrate cleaning method |