Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPH071774B2 - Semiconductor device - Google Patents
[go: Go Back, main page]

JPH071774B2 - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPH071774B2
JPH071774B2 JP60168831A JP16883185A JPH071774B2 JP H071774 B2 JPH071774 B2 JP H071774B2 JP 60168831 A JP60168831 A JP 60168831A JP 16883185 A JP16883185 A JP 16883185A JP H071774 B2 JPH071774 B2 JP H071774B2
Authority
JP
Japan
Prior art keywords
package
semiconductor element
conductive connector
view
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60168831A
Other languages
Japanese (ja)
Other versions
JPS6230340A (en
Inventor
昭弘 窪田
志年司 吉田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60168831A priority Critical patent/JPH071774B2/en
Publication of JPS6230340A publication Critical patent/JPS6230340A/en
Publication of JPH071774B2 publication Critical patent/JPH071774B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/69Insulating materials thereof
    • H10W70/695Organic materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages

Landscapes

  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Description

【発明の詳細な説明】 〔概要〕 素子とパッケージ間を、等放射状に配置した導電性ゴム
コネクタ(以下導電コネクタという)を使用して接続し
た半導体装置である。
DETAILED DESCRIPTION OF THE INVENTION [Outline] A semiconductor device in which an element and a package are connected using a conductive rubber connector (hereinafter, referred to as a conductive connector) arranged in a radial pattern.

〔産業上の利用分野〕[Industrial application field]

本発明は半導体装置に関するもので、さらに詳しく言え
ば、従来の半導体集積回路(IC)パッケージがワイヤを
用いるのに対し、ワイヤを用いることなく素子の接続を
とったパッケージに関するものである。
The present invention relates to a semiconductor device, and more particularly, to a package in which elements are connected without using a wire, whereas a conventional semiconductor integrated circuit (IC) package uses a wire.

〔従来の技術〕[Conventional technology]

例えば第6図に断面図で示されるセラミックパッケージ
は知られたものであり、同図において、31はICが形成さ
れた半導体チップ(以下には半導体素子という)、32は
素子31の電極とメタライズ層33を接続するワイヤ、33は
セラミックパッケージ30に設けられたメタライズ層、34
はメタライズ層33に接続されたリード、35はキャップ、
をそれぞれ示す。
For example, a ceramic package shown in a sectional view in FIG. 6 is known. In FIG. 6, 31 is a semiconductor chip on which an IC is formed (hereinafter referred to as a semiconductor element), 32 is an electrode of the element 31 and metallization. Wires connecting layers 33, 33 metallization layers on ceramic package 30, 34
Is a lead connected to the metallization layer 33, 35 is a cap,
Are shown respectively.

〔発明が解決しようとする問題点〕[Problems to be solved by the invention]

上記したワイヤ32は半導体素子31とパッケージ30間の信
号取出しのためのもので、それには金(Au),アルミニ
ウム(Al)の細線を用いる。従来のパッケージにおいて
は、ワイヤを1本ずつ接続しなければならず、電極とピ
ンの数が多くなるとそれだけ生産効率が低下する問題が
ある。
The wire 32 described above is for taking out a signal between the semiconductor element 31 and the package 30, and a thin wire of gold (Au) or aluminum (Al) is used for it. In the conventional package, it is necessary to connect wires one by one, and there is a problem in that the production efficiency decreases as the number of electrodes and pins increases.

上記した問題の解決策として、フリップチップ,ビーム
リード,スパイダボンディングなどの一括接続方式が提
案されたが、パターン間のマッチングなどの問題があっ
て汎用性がなく、そのいずれも一般に採用されるに至っ
ていない。
As a solution to the above-mentioned problems, a batch connection method such as flip chip, beam lead, and spider bonding has been proposed, but there is a problem such as matching between patterns and it is not versatile, and either of them is generally adopted. I haven't arrived.

本発明はこのような点に鑑みて創作されたもので、半導
体素子とリードとの接続が容易になされることを可能に
する半導体ICパッケージを提供することを目的とする。
The present invention has been made in view of the above circumstances, and an object thereof is to provide a semiconductor IC package that enables easy connection between a semiconductor element and a lead.

〔問題点を解決するための手段〕[Means for solving problems]

第1図(a)と(b)は本発明実施例の断面図と平面
図、同図(c),(d),(e),(f)は同時(a)
のパッケージを構成する部品を示す図、第2図は本発明
実施例における接続の原理を示す図である。
1 (a) and 1 (b) are a sectional view and a plan view of an embodiment of the present invention, and FIGS. 1 (c), (d), (e) and (f) are the same (a).
FIG. 2 is a diagram showing the parts constituting the package of FIG. 2, and FIG. 2 is a diagram showing the principle of connection in the embodiment of the present invention.

本発明実施例においては、金属箔接続電極19を弾力性の
ある絶縁部材例えばゴム部材18に等放射状に配列した導
電コネクタ13を半導体素子12とパッケージ11間に配置す
るものである。
In the embodiment of the present invention, the conductive connector 13 in which the metal foil connecting electrodes 19 are radially arranged on the elastic insulating member such as the rubber member 18 is arranged between the semiconductor element 12 and the package 11.

〔作用〕[Action]

第2図を参照すると、導電コネクタ13に幾何学的に放射
状に導電部材(例えばAl)を配置する。他方、半導体素
子12,パッケージ11各々の電極配置を同図の放射線(l,
m)上に(c,c2……cn)、(p,p2……pn)と配置するこ
とによって、導電コネクタ13を介して半導体素子12とパ
ッケージ11間の電気的な接続を得ることができるもので
ある。
Referring to FIG. 2, conductive members (for example, Al) are geometrically and radially arranged on the conductive connector 13. On the other hand, the electrode arrangement of each of the semiconductor element 12 and the package 11 is changed to the radiation (l,
m) on (c, c 2 ...... c n ), (p, by placing a p 2 ...... p n), an electrical connection between the semiconductor element 12 and the package 11 via the conductive connector 13 Is what you can get.

〔実施例〕〔Example〕

以下、図面を参照して本発明実施例を詳細に説明する。 Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings.

第1図(a)を参照すると、本発明にかかる半導体ICパ
ッケージ10は、パッケージ11、半導体素子12、導電コネ
クタ13、導電コネクタ押え板14、封止キャップ15からな
り、半導体素子12の電極は導電コネクタ13、パッケージ
11のメタライズ層16を介してリード17に接続されてい
る。
Referring to FIG. 1 (a), a semiconductor IC package 10 according to the present invention comprises a package 11, a semiconductor element 12, a conductive connector 13, a conductive connector holding plate 14, and a sealing cap 15, and electrodes of the semiconductor element 12 are Conductive connector 13, package
It is connected to the lead 17 via 11 metallized layers 16.

導電コネクタ13は第1図(c)に示される構造のもの
で、中空柱状のゴム部材18上に等放射状に例えばAlの接
続電極19が形成されている。
The conductive connector 13 has the structure shown in FIG. 1 (c), and the connection electrodes 19 of Al, for example, are formed on the hollow columnar rubber member 18 in a uniform radial pattern.

第1図(c)にはパッケージ11が断面で示され、下方の
メタライズ層16とリード17とは接続している。
In FIG. 1 (c), the package 11 is shown in cross section, and the lower metallization layer 16 and the lead 17 are connected.

導電コネクタ押え板14は第1図(e)に示される如き形
状の弾力性絶縁板によって作られる。なお、形状は素子
とパッケージの段差等によってはB−type,C−type等も
考えられる。
The conductive connector holding plate 14 is made of an elastic insulating plate having a shape as shown in FIG. 1 (e). The shape may be B-type, C-type, etc. depending on the level difference between the element and the package.

第1図(f)に示される封止キャップ15は従来例のキャ
ップと同じもので、例えばセラミックやメタルで作る。
The sealing cap 15 shown in FIG. 1 (f) is the same as the conventional cap, and is made of, for example, ceramic or metal.

第1図(a)に示される半導体ICパッケージ10を作るに
は、パッケージ11に半導体素子11をパッケージキャビテ
ィ36に置くかまたは接着し、次いで導電コネクタ13を半
導体素子11の上におき、更に導電コネクタ押え板をおき
最後に封止キャップ15を電気溶接や接着剤を介して封止
する。なお、導電コネクタ押え板は電気的なコネクタを
より一層強固にするものであるが、封止キャップをセラ
ミックのように絶縁物で作る場合は省略もできる。
In order to make the semiconductor IC package 10 shown in FIG. 1 (a), the semiconductor element 11 is placed or adhered to the package cavity 36 in the package 11, and then the conductive connector 13 is placed on the semiconductor element 11 and further conductive. A connector holding plate is placed, and finally the sealing cap 15 is sealed by electric welding or an adhesive. The conductive connector holding plate is for further strengthening the electrical connector, but can be omitted when the sealing cap is made of an insulating material such as ceramic.

本発明の他の実施例は第3図の断面図に示され、この実
施例においては、半導体素子12を第1図の場合とは上下
逆に、すなわち半導体素子12の回路図を図に見て下方に
して配置し、かつ、半導体素子12の位置合せのために位
置合せリング20を用いる。その他の点は第1図の実施例
と同じである。
Another embodiment of the present invention is shown in the sectional view of FIG. 3, in which the semiconductor element 12 is turned upside down from that of FIG. 1, that is, the circuit diagram of the semiconductor element 12 is shown in the drawing. And the alignment ring 20 is used for aligning the semiconductor element 12. The other points are the same as the embodiment of FIG.

導電コネクタ13は第4図に示される如くに形成して接続
(コンタクト)性を改良することもできる。同図(a)
に示される如く、ゴム部材18に接続電極19を形成し、次
いでゴムをエッチングして接続電極19を露出すると(同
図(b)と(c)参照)、メタライズ層16との接続をよ
り容易にとることができる。
The conductive connector 13 may be formed as shown in FIG. 4 to improve the connection (contact). The same figure (a)
As shown in FIG. 3, when the connection electrode 19 is formed on the rubber member 18 and then the rubber is etched to expose the connection electrode 19 (see (b) and (c) of the same figure), the connection with the metallization layer 16 is made easier. You can take

第2図を参照して説明した原理で半導体素子12とパッケ
ージ11の電極位置を設計すると、あるパッケージに搭載
する半導体素子12の寸法が変化しても、1種の導電コネ
クタで接続をとることが可能となり、半導体ICパッケー
ジ製造における汎用性が向上する。導電コネクタの設計
においては、第5図に示される如く、取付け精度を考慮
して複数のパターンの接続電極19が半導体素子19とパッ
ケージの電極21と22にそれぞれ接触するようにする。
When the electrode positions of the semiconductor element 12 and the package 11 are designed according to the principle described with reference to FIG. 2, even if the dimensions of the semiconductor element 12 mounted in a certain package are changed, the connection can be made by one kind of conductive connector. It is possible to improve the versatility in manufacturing semiconductor IC packages. In designing the conductive connector, as shown in FIG. 5, the connection electrodes 19 having a plurality of patterns are brought into contact with the semiconductor element 19 and the electrodes 21 and 22 of the package, respectively, in consideration of mounting accuracy.

〔発明の効果〕〔The invention's effect〕

以上述べてきたように本発明によれば、半導体ICパッケ
ージの製造において、組立が短時間内になされ組立加工
費の低減に有効である。
As described above, according to the present invention, in the manufacture of the semiconductor IC package, the assembly is performed within a short time, which is effective in reducing the assembly processing cost.

【図面の簡単な説明】[Brief description of drawings]

第1図(a)は本発明実施例断面図、 同図(b)は本発明実施例平面図、 同図(c)は導電コネクタ斜視図、 同図(d)はパッケージ断面図、 同図(e)は導電コネクタ断面図、 同図(f)は封止キャップ断面図、 第2図は本発明の原理を示す図、 第3図は本発明の他の実施例の断面図、 第4図(a)は導電コネクタ改良例の部分的斜視図、 同図(b)と(c)は同図(a)のA−A′線に沿う断
面図、 第5図は本発明実施例の接続を示す平面図、 第6図は従来例断面図である。 第1図ないし第5図において、10は半導体ICパッケー
ジ、11はパッケージ、12は半導体素子、13は導電コネク
タ、14は導電コネクタ押え板、15は封止キャップ、16は
メタライズ層、17はリード、18はゴム部材、19は接続電
極、20は位置合せリング、21は半導体素子電極、22はパ
ッケージ電極、36はパッケージ・キャビティである。
1A is a sectional view of the embodiment of the present invention, FIG. 1B is a plan view of the embodiment of the present invention, FIG. 1C is a perspective view of a conductive connector, and FIG. 1D is a sectional view of the package. (E) is a sectional view of a conductive connector, (f) is a sectional view of a sealing cap, FIG. 2 is a view showing the principle of the present invention, FIG. 3 is a sectional view of another embodiment of the present invention, and FIG. FIG. 7A is a partial perspective view of an improved conductive connector, FIGS. 8B and 8C are sectional views taken along the line AA 'in FIG. 5A, and FIG. FIG. 6 is a plan view showing the connection, and FIG. 6 is a sectional view of a conventional example. In FIGS. 1 to 5, 10 is a semiconductor IC package, 11 is a package, 12 is a semiconductor element, 13 is a conductive connector, 14 is a conductive connector holding plate, 15 is a sealing cap, 16 is a metallized layer, and 17 is a lead. , 18 is a rubber member, 19 is a connecting electrode, 20 is an alignment ring, 21 is a semiconductor element electrode, 22 is a package electrode, and 36 is a package cavity.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】半導体素子の電極(21)とパッケージの電
極(22)との間がゴム部材(18)上に放射状に接続電極
(19)が形成された導電コネクタにより電気的に接続さ
れていることを特徴とする半導体装置。
1. An electrode (21) of a semiconductor element and an electrode (22) of a package are electrically connected by a conductive connector in which a connecting member (19) is radially formed on a rubber member (18). A semiconductor device characterized in that
JP60168831A 1985-07-31 1985-07-31 Semiconductor device Expired - Lifetime JPH071774B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60168831A JPH071774B2 (en) 1985-07-31 1985-07-31 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60168831A JPH071774B2 (en) 1985-07-31 1985-07-31 Semiconductor device

Publications (2)

Publication Number Publication Date
JPS6230340A JPS6230340A (en) 1987-02-09
JPH071774B2 true JPH071774B2 (en) 1995-01-11

Family

ID=15875328

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60168831A Expired - Lifetime JPH071774B2 (en) 1985-07-31 1985-07-31 Semiconductor device

Country Status (1)

Country Link
JP (1) JPH071774B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4293137A (en) * 1978-12-11 1981-10-06 Ezekiel Frederick D Magnetic liquid shaft sealing

Also Published As

Publication number Publication date
JPS6230340A (en) 1987-02-09

Similar Documents

Publication Publication Date Title
JPS629642A (en) Manufacture of semiconductor device
JPH0448767A (en) Resin-sealed semiconductor device
KR20000048018A (en) Semiconductor device
GB1492015A (en) Integrated circuit devices
JPH06244360A (en) Semiconductor device
US20020163068A1 (en) Semiconductor device
JP3138539B2 (en) Semiconductor device and COB substrate
JP2569400B2 (en) Method for manufacturing resin-encapsulated semiconductor device
US4144705A (en) Timepiece circuit device
JP2844058B2 (en) Semiconductor package
JPH071774B2 (en) Semiconductor device
US4380357A (en) System and method for effecting electrical interconnections using a flexible media with radially extending electrical conductors
JP2805563B2 (en) Reflection type optical coupling device and method of manufacturing the same
JP3247436B2 (en) Light emitting device and method of manufacturing the same
JP3753629B2 (en) Light emitting device
JPS63146453A (en) Semiconductor package and manufacture of same
JP2602834B2 (en) Semiconductor device
JPH03261153A (en) Package for semiconductor device
JPH06112402A (en) Semiconductor device
JP2575749B2 (en) Method for manufacturing lead in semiconductor device
JPH0982752A (en) Semiconductor device
JPH083016Y2 (en) Lead frame for semiconductor
JP3127948B2 (en) Semiconductor package and mounting method thereof
KR100601760B1 (en) Stacked Packages and Manufacturing Method Thereof
JPH039541A (en) Manufacture of semiconductor device