JPH0738632B2 - Transmission rate conversion method for digital data transmission - Google Patents
Transmission rate conversion method for digital data transmissionInfo
- Publication number
- JPH0738632B2 JPH0738632B2 JP63131665A JP13166588A JPH0738632B2 JP H0738632 B2 JPH0738632 B2 JP H0738632B2 JP 63131665 A JP63131665 A JP 63131665A JP 13166588 A JP13166588 A JP 13166588A JP H0738632 B2 JPH0738632 B2 JP H0738632B2
- Authority
- JP
- Japan
- Prior art keywords
- transmission rate
- kbps
- transmission
- envelope
- frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000005540 biological transmission Effects 0.000 title claims description 46
- 238000006243 chemical reaction Methods 0.000 title claims description 18
- 238000000034 method Methods 0.000 title claims description 6
- 238000010586 diagram Methods 0.000 description 7
- 238000004891 communication Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Landscapes
- Time-Division Multiplex Systems (AREA)
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明はディジタルデータ伝送における伝送速度変換方
式に関する。The present invention relates to a transmission rate conversion system in digital data transmission.
従来，端末からの制御信号とデータとがエンベロープ
（８ビット）をなし伝送され，且つ複数チャネルがオク
テット多重形式を用いて64kbpsの伝送速度に１フレーム
につき20個のエンベロープ形式で時分割多重されたもの
を,48kbpsの伝送速度に変換するためには,64kbpsのフレ
ームをチャネル単位に分解し，更にエンベロープを分解
し，他の多重形式により48kbpsの伝送速度に時分割多重
することで速度変換を行っていた。その一例を第４図に
示す。Conventionally, control signals and data from terminals were transmitted in the form of envelopes (8 bits), and multiple channels were time-division multiplexed in an envelope format of 20 envelopes per frame at a transmission rate of 64 kbps using the octet multiplex format. In order to convert the data into a 48kbps transmission rate, the 64kbps frame is decomposed into channel units, the envelope is further decomposed, and the speed conversion is performed by time-division-multiplexing to the 48kbps transmission speed by another multiplexing format. Was there. An example thereof is shown in FIG.
第４図において,3,4,5,6,11,12は多重化装置,7,8は64kb
ps×ｎの伝送路,9は48kbpsの伝送路で，端末１及び端末
２間の通信を行う場合，端末１の制御信号とデータは多
重化装置３によりエンベロープが組まれ，オクテット多
重形式を用いる64kbpsの伝送速度に１フレームにつき20
個のエンベロープ形式で時分割多重され，多重化装置４
に伝送される。多重化装置４で受信したフレームはチャ
ネル単位に分解され，端末１のデータは多重化装置11に
より他の多重形式で伝送速度48kbpsに時分割多重され
る。In Fig. 4, 3,4,5,6,11,12 are multiplexers and 7,8 are 64 kb.
The ps × n transmission line, 9 is a 48 kbps transmission line, and when communication is performed between the terminal 1 and the terminal 2, the control signal and data of the terminal 1 are enveloped by the multiplexer 3 and the octet multiplexing format is used. 20 per frame at 64kbps transmission rate
Multiplexing device 4
Be transmitted to. The frame received by the multiplexer 4 is decomposed into channel units, and the data of the terminal 1 is time-division-multiplexed by the multiplexer 11 to another transmission format at a transmission rate of 48 kbps.
上述した速度変換方式は，オクテット多重形式を用い64
kbpsの伝送速度に時分割多重されたフレームをチャネル
単位に分解し，更にエンベロープを分解した後に他の多
重形式により時分割多重するため，回路規模が増大し，
また，データが伝送される経路に異なる多重形式が存在
するため，試験機能等に支障を来すという問題点があ
る。The speed conversion method described above uses the octet multiplex format.
The circuit scale increases because the frame time-division multiplexed at the transmission rate of kbps is decomposed into channel units, the envelope is further decomposed, and then time-division multiplexing is performed by another multiplexing method.
In addition, there is a problem in that the test function and the like are hindered because different multiplexing formats exist in the route through which data is transmitted.
本発明は従来の方式のこのような問題点を解決しようと
するもので，回路が簡略化でき規模が縮少し，試験機能
にも支障を来たさないディジタルデータ伝送における伝
送速度変換方式を提供するものである。The present invention is intended to solve such a problem of the conventional system, and provides a transmission rate conversion system in digital data transmission in which the circuit can be simplified, the scale is reduced, and the test function is not hindered. To do.
本発明によれば，端末からの制御信号とデータとがエン
ベロープをなし、且つ複数チャネルがオクテット多重形
式を用いて64kbpsの伝送速度に１フレームにつき20個の
エンベロープを含む形式に時分割多重された信号を、48
kbpsの伝送速度に変換する伝送速度変換方式において、
前記時分割多重された信号を、前記エンベロープを分解
することなくエンベロープ形式を保存したまま１フレー
ムにつき５個のエンベロープを削除することにより、48
kbpsの伝送速度に変換することを特徴とするディジタル
データ伝送における伝送速度変換方式が得られる。According to the present invention, the control signal from the terminal and the data form an envelope, and a plurality of channels are time division multiplexed into a format including 20 envelopes per frame at a transmission rate of 64 kbps using an octet multiplexing format. Signal, 48
In the transmission rate conversion method that converts to the transmission rate of kbps,
The time-division-multiplexed signal is deleted by removing 5 envelopes per frame while preserving the envelope format without decomposing the envelope.
A transmission rate conversion system for digital data transmission, which is characterized by conversion to a transmission rate of kbps, is obtained.
次に，本発明について図面を参照して説明する。第３図
は本発明の一実施例のデータ構成図で，端末からの制御
信号とデータとでエンベロープ（８ビット）を組み，且
つ複数チャネルをオクテット多重形式を用い64kbpsの伝
送速度に20個のエンベロープ形式で時分割多重したフレ
ームＡ（この１フレームを第３図（Ａ）に示す）から,
5,10,11,15,20の５個のエンベロープを削除し,15個のエ
ンベロープで形式で構成される伝送速度48kbpsのフレー
ムＢ（この１フレームを第３図（Ｂ）に示す）に変換す
ることを示している。Next, the present invention will be described with reference to the drawings. FIG. 3 is a data configuration diagram of an embodiment of the present invention, in which an envelope (8 bits) is combined with a control signal and data from a terminal, and a plurality of channels are arranged in an octet multiplex format at a transmission rate of 64 kbps. From frame A, which is time division multiplexed in the envelope format (this one frame is shown in FIG. 3A),
5 envelopes of 5,10,11,15,20 are deleted, and it is converted into the frame B (the 1 frame is shown in Fig. 3 (B)) of the transmission rate of 48 kbps which is composed of 15 envelopes. It shows that you do.
本発明の伝送速度変換方式を用いた一実施例の構成図を
第１図に示す。第１図において，端末１と端末２間に64
kbps×ｎの伝送路7,伝送路８および48kbpsの伝送路９が
存在し，端末１と端末２間で通信を行う場合，端末１の
制御信号とデータは多重化装置３でエンベロープが組ま
れ，オクテット多重形式を用い64kbpsの伝送速度に20個
のエンベロープ形式で時分割多重され多重化装置４に伝
送される。多重化装置４で受信される端末１のデータを
含むフレームは，速度変換部10により20個のエンベロー
プのうち,5個のエンベロープを削除され,48kbpsの伝送
速度のフレームに変換され多重化装置６に伝送される。
多重化装置６で受信された48kbpsのフレームは，速度変
換部11により５個のエンベロープが追加され20個のエン
ベロープで構成される伝送速度64kbpsのフレームに変換
され，端末２に向けて伝送される。FIG. 1 shows a block diagram of an embodiment using the transmission rate conversion system of the present invention. In FIG. 1, 64 between terminal 1 and terminal 2
When there are a kbps × n transmission line 7, a transmission line 8 and a 48 kbps transmission line 9 and communication is performed between the terminal 1 and the terminal 2, the control signal and data of the terminal 1 are enveloped by the multiplexer 3 The octet multiplex format is used for time division multiplexing in 20 envelope formats at a transmission rate of 64 kbps and transmitted to the multiplexer 4. The frame containing the data of the terminal 1 received by the multiplexer 4 is deleted by the rate converter 10 out of 20 envelopes and converted into a frame having a transmission rate of 48 kbps. Be transmitted to.
The 48 kbps frame received by the multiplexer 6 is converted by the speed conversion unit 11 into a frame with a transmission speed of 64 kbps, which is composed of 20 envelopes and is transmitted to the terminal 2. .
第２図に速度変換部の一例のブロック図を示す。伝送速
度64kbpsの送信フレーム35はフレーム同期回路36により
同期がとられ，速度変換回路37により20個のエンベロー
プから５個のエンベロープが削除され，伝送速度48kbps
のフレーム38に変換される。また，伝送速度48kbpsの受
信フレーム31は速度変換回路32により64kbpsに速度変換
され，フレームパターン挿入回路33によりフレームパタ
ーンが挿入され,20個のエンベロープ形式に変換され
る。FIG. 2 shows a block diagram of an example of the speed converter. The transmission frame 35 having a transmission rate of 64 kbps is synchronized by the frame synchronization circuit 36, and 5 envelopes are deleted from the 20 envelopes by the rate conversion circuit 37, resulting in a transmission rate of 48 kbps.
Frame 38. Further, the reception frame 31 having a transmission speed of 48 kbps is converted to 64 kbps by the speed conversion circuit 32, the frame pattern is inserted by the frame pattern insertion circuit 33, and converted into 20 envelope formats.
以上説明したように本発明は，端末からの制御信号とデ
ータとがエンベロープを組み且つ複数チャネルをオクテ
ット多重形式を用い64kbpsの伝送速度に20個のエンベロ
ープ形式で時分割多重したフレームから，エンベロープ
形式を保存したまま５個のエンベロープを削除し,48kbp
sの伝送速度に変換することにより，回路が簡略化さ
れ，規模が縮小され，また，エンベロープを用いて行う
試験機能等も変更なく利用できる効果がある。As described above, according to the present invention, a control signal from a terminal and data form an envelope, and a plurality of channels are time-division-multiplexed in 20 envelope formats at a transmission rate of 64 kbps using an octet multiplex format. 5 envelopes were deleted while keeping
By converting to a transmission rate of s, the circuit is simplified, the scale is reduced, and the test function performed using the envelope can be used without change.
第１図は本発明の一実施例の構成図，第２図はこれに用
いる速度変換部の一例のブロック図，第３図は本発明の
速度変換の一例で，伝送速度を64kbpsから48kbpsに変換
したフレーム変換図，第４図は従来の伝送速度変換方式
の構成図である。 1,2:端末,3,4,5,6:多重化装置,7,8:64kbps×ｎの伝送
路,9:48kbpsの伝送路,10,11:速度変換部。FIG. 1 is a block diagram of an embodiment of the present invention, FIG. 2 is a block diagram of an example of a speed conversion unit used for this, and FIG. 3 is an example of the speed conversion of the present invention. The transmission speed is changed from 64 kbps to 48 kbps. The converted frame conversion diagram, FIG. 4, is a block diagram of a conventional transmission rate conversion system. 1,2: terminal, 3,4,5,6: multiplexer, 7,8: 64kbps × n transmission line, 9: 48kbps transmission line, 10, 11: speed converter.
Claims (1)
ープをなし、且つ複数チャネルがオクテット多重形式を
用いて64kbpsの伝送速度に１フレームにつき20個のエン
ベロープを含む形式に時分割多重された信号を、48kbps
の伝送速度に変換する伝送速度変換方式において、前記
時分割多重された信号を、前記エンベロープを分解する
ことなくエンベロープ形式を保存したまま１フレームに
つき５個のエンベロープを削除することにより、48kbps
の伝送速度に変換することを特徴とするディジタルデー
タ伝送における伝送速度変換方式。1. A signal in which a control signal from a terminal and data form an envelope, and a plurality of channels are time division multiplexed into a format including 20 envelopes per frame at a transmission rate of 64 kbps using an octet multiplex format. , 48 kbps
In the transmission rate conversion method of converting to the transmission rate of, the time-division-multiplexed signal is deleted at the rate of 48 kbps by deleting 5 envelopes per frame while preserving the envelope format without decomposing the envelope.
Transmission rate conversion method in digital data transmission, characterized in that it is converted to the above transmission rate.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63131665A JPH0738632B2 (en) | 1988-05-31 | 1988-05-31 | Transmission rate conversion method for digital data transmission |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63131665A JPH0738632B2 (en) | 1988-05-31 | 1988-05-31 | Transmission rate conversion method for digital data transmission |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH01302934A JPH01302934A (en) | 1989-12-06 |
| JPH0738632B2 true JPH0738632B2 (en) | 1995-04-26 |
Family
ID=15063365
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP63131665A Expired - Lifetime JPH0738632B2 (en) | 1988-05-31 | 1988-05-31 | Transmission rate conversion method for digital data transmission |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0738632B2 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4260394B2 (en) | 1999-10-14 | 2009-04-30 | 富士通株式会社 | Line termination method and line termination apparatus |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6072342A (en) * | 1983-09-28 | 1985-04-24 | Hitachi Ltd | Signal converting circuit |
| JPS63104534A (en) * | 1986-10-21 | 1988-05-10 | Nec Corp | Clock synchronizing data transmission system |
-
1988
- 1988-05-31 JP JP63131665A patent/JPH0738632B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH01302934A (en) | 1989-12-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4674082A (en) | PBX telephone system I/O interface | |
| JPH04249943A (en) | Data transmission method using synchronous frame, in which asynchronous cell is combined with isochronous channel | |
| US3989892A (en) | Line concentrator for dealing with asynchronous and synchronous data signals in a common bit format for a time division data switching exchange | |
| JPH0738632B2 (en) | Transmission rate conversion method for digital data transmission | |
| CA1310436C (en) | Tdm data transmission system | |
| ATE26514T1 (en) | SYSTEM FOR DIGITAL TRANSMISSION OF VIDEO RESPECTIVELY. VIDEO TELEPHONE SIGNALS. | |
| JPS61239736A (en) | Bit steal system | |
| JP2692111B2 (en) | DSI-ADPCM device | |
| JP2557823B2 (en) | Multiplexed communication system | |
| JP2669844B2 (en) | Multiple access control method | |
| JP3158758B2 (en) | Terminal adapter device and data transmission method | |
| JPH0756960B2 (en) | Frame conversion method | |
| JP2545538B2 (en) | Time division multiplexing transmission method | |
| KR20000039227A (en) | Apparatus for varying transmission speed of communication signal | |
| JP2877890B2 (en) | Channel board of PCM terminal equipment | |
| JP2575348B2 (en) | Bit compression multiplexing system | |
| GB1510015A (en) | Digital data signal transmission systems | |
| KR100201331B1 (en) | Power loopback circuit using V4 bytes in synchronous multiplexer | |
| JP2917297B2 (en) | Multi-frame synchronization circuit | |
| JP2666480B2 (en) | Transmission device for traffic signal control | |
| JPS6221338A (en) | Time division data multiplexing method | |
| JP2871904B2 (en) | Octet multiplexer | |
| JPH04287589A (en) | Video signal multilplex system | |
| JPH0220141A (en) | Voice data transmitting system | |
| JPH0723014A (en) | Time slot signal phase aligner |