Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPH0783548B2 - Inverter abnormality external detection circuit - Google Patents
[go: Go Back, main page]

JPH0783548B2 - Inverter abnormality external detection circuit - Google Patents

Inverter abnormality external detection circuit

Info

Publication number
JPH0783548B2
JPH0783548B2 JP1072205A JP7220589A JPH0783548B2 JP H0783548 B2 JPH0783548 B2 JP H0783548B2 JP 1072205 A JP1072205 A JP 1072205A JP 7220589 A JP7220589 A JP 7220589A JP H0783548 B2 JPH0783548 B2 JP H0783548B2
Authority
JP
Japan
Prior art keywords
inverter
voltage
output
abnormality
detection circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1072205A
Other languages
Japanese (ja)
Other versions
JPH02254923A (en
Inventor
治美 松本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP1072205A priority Critical patent/JPH0783548B2/en
Publication of JPH02254923A publication Critical patent/JPH02254923A/en
Publication of JPH0783548B2 publication Critical patent/JPH0783548B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Protection Of Static Devices (AREA)
  • Supply And Distribution Of Alternating Current (AREA)
  • Inverter Devices (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、タンクレス給水システムにおけるポンプ駆動
用交流電動機の如くその運転の停止回避を最重要とする
システムに適用される交流電動機の可変速制御用インバ
ータの異常検出回路に関する。
DETAILED DESCRIPTION OF THE INVENTION [Industrial field of application] The present invention is applied to a variable speed AC motor applied to a system in which the avoidance of stoppage of its operation is the most important, such as an AC motor for driving a pump in a tankless water supply system. The present invention relates to an abnormality detection circuit for a control inverter.

〔従来の技術〕[Conventional technology]

従来のこの種の異常検出回路としては、前記のインバー
タ自体に内蔵された諸状態検出要素とCPUとの演算要素
とによって構成され、対象とする異常発生と共に前記イ
ンバータの運転停止を図り更に異常検出信号を外部制御
回路に発し、該外部回路により前記交流電動機を前記の
如き商用代替運転に切替えるものが知られている。
As a conventional abnormality detection circuit of this type, it is configured by various state detection elements built into the inverter itself and a calculation element of the CPU, and further stops the operation of the inverter together with the occurrence of the target abnormality and further detects the abnormality. It is known to issue a signal to an external control circuit, and the external circuit switches the AC motor to the commercial alternative operation as described above.

〔発明が解決しようとする課題〕[Problems to be Solved by the Invention]

しかしながら上記の如き従来方式によるインバータの異
常検出回路においては、前記インバータの周辺ノイズ等
の偶発的な原因により前記のCPUが暴走誤演算した場合
にはその正確な異常検出動作は不能となり、例えば前記
インバータがその運転を停止したにもかかわらずその異
常検出信号の外部制御回路への伝達が行われず前記交流
電動機が商品代替運転へ移行し得ない等システム運用上
の不具合発生の恐れがあった。
However, in the inverter abnormality detection circuit according to the conventional method as described above, the accurate abnormality detection operation becomes impossible when the CPU malfunctions due to an accidental cause such as the peripheral noise of the inverter. Although the inverter has stopped its operation, the abnormality detection signal is not transmitted to the external control circuit, and there is a risk of system operation failure such that the AC motor cannot shift to the product replacement operation.

上記に鑑み本発明は、インバータ内部異常の発生を該異
常状態に対応するインバータ入出力諸元の状態信号より
独自に判定し所要の前記の如き商用代替運転指令を確実
に出力すると共にその演算系を前記インバータの制御系
と独立に構成しその異常検出機能の確実化を図ったイン
バータ異常検出回路の提供を目的とするものである。
In view of the above, the present invention independently determines the occurrence of an inverter internal abnormality from the state signal of the inverter input / output specifications corresponding to the abnormality state, and reliably outputs the required commercial alternative operation command as described above and its arithmetic system. It is an object of the present invention to provide an inverter abnormality detection circuit which is configured independently of the control system of the inverter to ensure the abnormality detection function thereof.

〔課題を解決するための手段〕[Means for Solving the Problems]

上記目的を達成するために、本発明のインバータ異常の
外部検出回路においては、該インバータに対する運転指
令がが印加され且つその電源電圧と出力設定電圧とが正
常であるにもかかわらずその出力電圧の異常が規定時間
以上継続した場合の状態検出の如く、前記インバータの
制御回路を含む全回路の内部異常に起因する異常運転状
態を該インバータの諸入出力状態信号の組合せ演算によ
り判定し、該判定の結果に基き前記交流電動機を商用交
流電源により直接駆動する商用代替運転となす指令信号
を出力するように機能すると共に、その演算系を前記イ
ンバータの制御系と独立に構成するものとする。
In order to achieve the above-mentioned object, in the inverter abnormality external detection circuit of the present invention, an operation command for the inverter is applied and the output voltage of the output voltage of the inverter is normal although the power supply voltage and the output setting voltage are normal. An abnormal operating state caused by an internal abnormality of all circuits including the control circuit of the inverter is determined by a combined operation of various input / output state signals of the inverter, such as state detection when the abnormality continues for a specified time or more, and the determination is made. Based on the result of (1), it functions to output a command signal for performing a commercial alternative operation in which the AC motor is directly driven by a commercial AC power source, and its arithmetic system is configured independently of the control system of the inverter.

〔作用〕[Action]

本発明は、インバータの制御回路を含む全回路の内部異
常に起因する異常運転状態を該インバータの諸入出力状
態信号の組合せ演算により判定し、該判定の結果に基き
前記交流電動機を商用交流電源により直接駆動する商用
代替運転となす指令信号を出力するように機能すると共
に、その演算系を前記インバータの制御系と独立に構成
したインバータ異常検出回路を別置するものであり、前
記インバータの動作におけるノイズ等の外乱に対する安
定性の如何にかかわらず確実な異常検出とそれに伴う所
要制御信号の出力を可能とするものである。
The present invention determines an abnormal operating state caused by an internal abnormality of all circuits including a control circuit of an inverter by a combination calculation of various input / output state signals of the inverter, and based on the result of the determination, the AC motor is commercial AC power supply. The function of outputting a command signal for a commercial alternative operation to be directly driven by an inverter abnormality detection circuit whose operation system is configured independently of the control system of the inverter is separately provided. This makes it possible to reliably detect an abnormality and output the required control signal accordingly, regardless of the stability of the system against noise or other disturbances.

〔実施例〕〔Example〕

以下この発明の実施例を図面により説明する。第1図は
この発明の実施例を示す回路図、第2図と第3図とはそ
れぞれ第1図に対応するフローチャートとタイムチャー
トである。
Embodiments of the present invention will be described below with reference to the drawings. FIG. 1 is a circuit diagram showing an embodiment of the present invention, and FIGS. 2 and 3 are a flow chart and a time chart corresponding to FIG. 1, respectively.

第1図において、Trはトランス、REC1,REC2は全波整流
スタック、CP1〜CP3は電圧比較器、NAND1〜NAND4は否定
論理積素子、PC1,PC2はフォトカプラ、TD1,TD2はタイ
マ、RYはリレーである。またVpとVsとVoとはそれぞれイ
ンバータの電源電圧と設定電圧と出力電圧とであり、V
psとVssとVosとはそれぞれ前記電圧VpとVsとVoとがそれ
ぞれ正常状態にあるかないかの判定を行うための基準設
定電圧であり、更にSiはインバータ運転指令信号、Sc
交流電動機電源変更に関する商用代替指令信号である。
なお以後、前記各電圧Vp,Vs,Voがそれぞれの基準値以上
の場合を電圧“有”、未満の場合を電圧“無”と記す。
In FIG. 1, Tr is a transformer, REC 1 and REC 2 are full-wave rectification stacks, CP 1 to CP 3 are voltage comparators, NAND 1 to NAND 4 are NAND gates, and PC 1 and PC 2 are photocouplers. , TD 1 and TD 2 are timers, and RY is a relay. Also, V p , V s, and V o are the power supply voltage, the set voltage, and the output voltage of the inverter, respectively.
The ps V ss and the V os a reference setting voltage for the each of the voltages V p and V s and V o a determination is made whether or not there in the normal state, respectively, further S i is the inverter operation command signal, S c is a commercial alternative command signal for changing the AC motor power supply.
Hereinafter, when each of the voltages V p , V s , and V o is a reference value or more, the voltage is “present”, and when it is less than the reference value, the voltage is “absent”.

以下第1図の動作について説明する。インバータの動作
状態は電源電圧Vp,その出力の設定電圧Vs,その出力電圧
Vo及びその運転指令信号Siの4点に関し外部にて常に監
視し、前記4点の信号が何れも入力されていない場合に
は、インバータ出力電圧Voの有無にかかわらず停電又は
運転停止状態として商用代替指令信号Scは出力されな
い。
The operation of FIG. 1 will be described below. The operating state of the inverter is the power supply voltage V p , its output set voltage V s , its output voltage
The four points of V o and its operation command signal S i are constantly monitored externally, and if none of the signals of the four points are input, a power failure or an operation stop regardless of the presence or absence of the inverter output voltage V o As a state, the commercial substitute command signal S c is not output.

また電源電圧Vp,インバータ設定電圧Vs,インバータ運転
指令信号Siがすべて入力されていてインバータ出力電圧
Voが無い場合、電源電圧VpはトランスTrによって変圧さ
れ更に全波整流スタックンREC1にて整流後電圧比較器CP
1にてその基準電圧Vpsと比較されVp≧Vpsにて出力され
る電圧比較器CP1の信号は論理素子NAND1に入力される。
またインバータ設定電圧Vsは電圧比較器CP2にてその基
準電圧Vssと比較されてその有無を認識し前記CP2の出力
を前記NAND1に入力する。該素子NAND1の出力は論理素子
NAND2に入力される。またインバータ出力電圧Voは整流
スタックREC2にて全波整流しフォトカプラPC1にて絶縁
信号電圧に変換後電圧比較器CP3にてその基準電圧Vos
比較されてその有無を確認し前記CP3の出力を前記NAND2
に入力する。該素子NAND2は電源電圧Vpとインバータ設
定電圧Vpとが何れも有の状態で且つインバータ出力電圧
Voが無の状態の時にのみ動作しその出力をタイマTD1
論理素子NAND3とに入力する。該素子NAND3においてはタ
イマTD1の設定時間内にインバータ出力電圧Voが復帰し
たか否かを監視し、復帰した場合は初期状態にリセット
し、復帰しなかった場合は前記NAND3の出力を入力とす
るタイマンTD2にてパルス状信号を作り、論理素子NAND4
に入力し該素子NAND4にてタイマTD2からのパルス信号と
インバータ運転信号Siとを確認し、該信号Siが入力され
ていなければタイマTD2からのパルス信号をストップさ
せ、またインバータ運転信号Siが入力されていればイン
バータ運転中であるため、タイマTD2からのパルスをフ
ォトカプラPC2に入力しリレーRYを動作させ商用代替信
号を出力させるものである。
Moreover, the power supply voltage V p , the inverter set voltage V s , and the inverter operation command signal S i are all input, and the inverter output voltage
If V o is not, the power supply voltage V p is the transformer T r rectified voltage comparator CP at further is transformed full-wave rectified Sutakkun REC 1 by
Signal of the voltage comparator CP 1 output by the comparison at 1 and the reference voltage V ps V p ≧ V ps is input to logic element NAND 1.
Further, the inverter set voltage V s is compared with the reference voltage V ss by the voltage comparator CP 2 to recognize the presence or absence thereof, and the output of the CP 2 is input to the NAND 1 . The output of the element NAND 1 is a logic element
Input to NAND 2 . The inverter output voltage V o is full-wave rectified by the rectification stack REC 2 and converted to an isolated signal voltage by the photocoupler PC 1 and then compared with the reference voltage V os by the voltage comparator CP 3 to confirm its presence. The output of the CP 3 is connected to the NAND 2
To enter. The element NAND 2 has both the power supply voltage V p and the inverter setting voltage V p and the inverter output voltage
It operates only when V o is in a non-conducting state and inputs its output to timer TD 1 and logic element NAND 3 . In the element NAND 3 , it is monitored whether the inverter output voltage V o has been restored within the set time of the timer TD 1 , and if it is restored, it is reset to the initial state, and if it is not restored, the output of the NAND 3 is output. It creates a pulsed signal at neglect TD 2 for receiving the logical element NAND 4
The pulse signal from the timer TD 2 and the inverter operation signal S i are confirmed by the element NAND 4 and the pulse signal from the timer TD 2 is stopped if the signal S i is not input, and the inverter since the operation signal S i is in inverter operation if it is input, the input pulses from the timer TD 2 to the photocoupler PC 2 is intended to output a commercial alternative signal activates the relay RY.

なお第2図のフローチャートは前記の第1図における動
作内容に従って展開したものであり、第3図は第1図回
路各部諸元の動作波形を示すタイムチャートである。
The flow chart of FIG. 2 is developed according to the operation contents of FIG. 1, and FIG. 3 is a time chart showing operation waveforms of various parts of the circuit of FIG.

〔発明の効果〕〔The invention's effect〕

本発明によれば、交流電動機の可変速制御システムにお
けるインバータの異常検出を、該インバータと独立の回
路構成をなし該インバータの諸入出力状態信号の組合せ
演算により異常判定をなす別置の異常検出回路により行
うことにより、ノイズ等による偶発的外乱による異常状
態の誤検出が回避されると共に異常発生時における前記
交流電動機の商用交流電源への切替指令の信頼度を高め
前記可変速制御システムの無用の停止を防止することが
できる。
According to the present invention, the abnormality detection of the inverter in the variable speed control system of the AC electric motor is performed independently of the inverter, and the abnormality detection is performed separately by the combination calculation of various input / output state signals of the inverter. By using a circuit, erroneous detection of an abnormal state due to accidental disturbance due to noise or the like can be avoided, and the reliability of the command to switch the AC motor to the commercial AC power supply at the time of occurrence of an abnormality can be increased to make the variable speed control system useless. Can be prevented.

【図面の簡単な説明】[Brief description of drawings]

第1図はこの発明の実施例を示す回路図、第2図と第3
図とはそれぞれ第1図に対応するフローチャートとタイ
ムチャートとである。 CP1〜CP3……電圧比較器、NAND1〜NAND4……否定論理積
素子、PC1,PC2……フォトカプラ、REC1,REC2……全波整
流スタック、TD1,TD2……タイマ。
FIG. 1 is a circuit diagram showing an embodiment of the present invention, FIG. 2 and FIG.
The figures are a flow chart and a time chart corresponding to FIG. 1, respectively. CP 1 to CP 3 …… Voltage comparator, NAND 1 to NAND 4 …… NAND element, PC 1 , PC 2 …… Photo coupler, REC 1 , REC 2 …… Full wave rectifying stack, TD 1 , TD 2 ...... Timer.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】交流電動機の可変速制御システムにおける
インバータの異常検出回路であって、該インバータに対
する運動指令が印加され且つその電源電圧と出力設定電
圧とが正常であるにもかかわらずその出力電圧の異常が
規定時間以上継続した場合の状態検出の如く、前記イン
バータの制御回路を含む全回路の内部異常に起因する異
常運転状態を該インバータの諸入出力状態信号の組合せ
演算により判定し、該判定の結果に基き前記交流電動機
を商用交流電源により直接駆動する商用代替運転となす
指令信号を出力するようい機能すると共に、その演算系
を前記インバータの制御系と独立に構成することを特徴
とするインバータ異常の外部検出回路。
1. An abnormality detection circuit for an inverter in a variable speed control system for an AC motor, wherein the output voltage of the inverter is applied even if a motion command is applied to the inverter and the power supply voltage and the output set voltage are normal. The abnormal operation state caused by the internal abnormality of all the circuits including the control circuit of the inverter is determined by a combination calculation of various input / output state signals of the inverter, such as the state detection when the abnormality continues for a specified time or more. A function of outputting a command signal for performing a commercial alternative operation in which the AC motor is directly driven by a commercial AC power source based on the result of the determination, and the arithmetic system thereof is configured independently of the control system of the inverter. External detection circuit for inverter malfunction.
JP1072205A 1989-03-24 1989-03-24 Inverter abnormality external detection circuit Expired - Lifetime JPH0783548B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1072205A JPH0783548B2 (en) 1989-03-24 1989-03-24 Inverter abnormality external detection circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1072205A JPH0783548B2 (en) 1989-03-24 1989-03-24 Inverter abnormality external detection circuit

Publications (2)

Publication Number Publication Date
JPH02254923A JPH02254923A (en) 1990-10-15
JPH0783548B2 true JPH0783548B2 (en) 1995-09-06

Family

ID=13482504

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1072205A Expired - Lifetime JPH0783548B2 (en) 1989-03-24 1989-03-24 Inverter abnormality external detection circuit

Country Status (1)

Country Link
JP (1) JPH0783548B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6270987B2 (en) * 2014-03-14 2018-01-31 東芝三菱電機産業システム株式会社 Monitoring device for power converter

Also Published As

Publication number Publication date
JPH02254923A (en) 1990-10-15

Similar Documents

Publication Publication Date Title
EP3624331A1 (en) Active bypass control device and method for photovoltaic module
US5574320A (en) Load drive circuit
JPH0783548B2 (en) Inverter abnormality external detection circuit
US6278597B1 (en) Conditional over-voltage protection for redundant phase-shift converters
US4262238A (en) Controlled current supply circuit from a battery to a motor
EP0250932A1 (en) Power supply system
JPH11178243A (en) Uninterruptible power system
JP2527280Y2 (en) Power system
KR100198535B1 (en) Power switching device
EP1046089B1 (en) A positive safety control system
US4719368A (en) Power supply control arrangement for a watch stepping motor
JPH06217458A (en) High voltage power supply for corona discharge
JPH0747998Y2 (en) Inverter control circuit
JPH0231888Y2 (en)
JP2831034B2 (en) Inverter device
JPH0611661Y2 (en) Mismatch detection device
JPH0449348B2 (en)
JPH02106123A (en) Service interruption detector
JP2736709B2 (en) AC power supply type load drive controller
SU1734165A1 (en) Device for redundant power supply
JPH0635674Y2 (en) Inverter electrolysis column device
JPS62168201A (en) digital control device
JPH02285962A (en) Power source control circuit
JPS6310650B2 (en)
JPS6338939B2 (en)

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20070906

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080906

Year of fee payment: 13

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080906

Year of fee payment: 13

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090906

Year of fee payment: 14

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090906

Year of fee payment: 14