Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPH0793311B2 - Method for forming protruding electrode of semiconductor element - Google Patents
[go: Go Back, main page]

JPH0793311B2 - Method for forming protruding electrode of semiconductor element - Google Patents

Method for forming protruding electrode of semiconductor element

Info

Publication number
JPH0793311B2
JPH0793311B2 JP1145287A JP14528789A JPH0793311B2 JP H0793311 B2 JPH0793311 B2 JP H0793311B2 JP 1145287 A JP1145287 A JP 1145287A JP 14528789 A JP14528789 A JP 14528789A JP H0793311 B2 JPH0793311 B2 JP H0793311B2
Authority
JP
Japan
Prior art keywords
semiconductor element
electrode
protruding electrode
forming
protruding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1145287A
Other languages
Japanese (ja)
Other versions
JPH0311740A (en
Inventor
裕介 佐々木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
OOTETSUKUSU KK
Original Assignee
OOTETSUKUSU KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by OOTETSUKUSU KK filed Critical OOTETSUKUSU KK
Priority to JP1145287A priority Critical patent/JPH0793311B2/en
Publication of JPH0311740A publication Critical patent/JPH0311740A/en
Publication of JPH0793311B2 publication Critical patent/JPH0793311B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Wire Bonding (AREA)

Description

【発明の詳細な説明】 産業上の利用分野 本発明は、IC(集積回路)、LSI(大規模集積回路)チ
ップ等の半導体素子の電極に突起電極(バンプ)を形成
する方法に関し、このような突起電極が形成された半導
体素子と実装基板上の導電パターンとの接続技術の分野
にて利用することができる。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of forming bump electrodes (bumps) on electrodes of semiconductor elements such as IC (integrated circuit) and LSI (large scale integrated circuit) chips. It can be used in the field of connection technology between a semiconductor element on which various protruding electrodes are formed and a conductive pattern on a mounting substrate.

従来の技術 電子デバイス、電子機器の分野においては、軽簿短小化
という社会的な要請があり、これに応えるためには、限
られた面積の基板上にIC等の多数の機能部品を高密度に
実装することが必要となる。特にハイブリッドIC、カー
ド状機器、液晶テレビといった機器用に開発されている
ものに見ることができる。
2. Description of the Related Art In the field of electronic devices and electronic equipment, there is a social demand for miniaturization of light books, and in order to meet this demand, many functional components such as ICs can be mounted on a board of a limited area with high density. It is necessary to implement in. In particular, it can be seen in those developed for devices such as hybrid ICs, card-shaped devices, and LCD TVs.

このような高密度実装を実現するためには、基板に実装
される半導体がパッケージ品の形態をしているものより
はベアチップの方が非常に有利である。更に、金又はア
ルミニウム等の線を半導体素子の電極と基板上の導電パ
ターンとに溶着させてそれらの間を接続する、いわゆる
ワイヤボンディングによる接続方法よりも、ワイヤを使
用せず、しかも半導体素子の多数の電極と基板上の導電
パターンとを一括して接続するワイヤレスボンディング
が極めて有効である。
In order to realize such high-density mounting, a bare chip is very advantageous over a semiconductor mounted on a substrate in the form of a packaged product. Furthermore, compared to a connection method by so-called wire bonding, in which a wire such as gold or aluminum is welded to an electrode of a semiconductor element and a conductive pattern on a substrate to connect them, a wire is not used, and a semiconductor element Wireless bonding, in which a large number of electrodes and conductive patterns on the substrate are collectively connected, is extremely effective.

ワイヤレスボンディングとしては、フリップチップ方
式、フィルムキャリア方式等がある。
As the wireless bonding, there are a flip chip method, a film carrier method, and the like.

フリップチップ方式は、半導体素子電極の上に突起電極
を形成し、この突起電極と基板上の導電パターンとを半
田付けで接合する方式である。
The flip chip method is a method in which a protruding electrode is formed on a semiconductor element electrode and the protruding electrode and the conductive pattern on the substrate are joined by soldering.

フィルムキャリア方式は、フィルムに担持された外部接
続用の導電フィンガの内側端部と半導体素子の電極とを
電気的及び機械的に接続するが、半導体素子のエッジが
フィンガと接触するのを避けるため、半導体素子の電極
上に、又はフィンガ上に突起電極を形成し、この突起電
極を介して相互に接続するようにしている。
The film carrier method electrically and mechanically connects the inner end of the conductive finger for external connection carried on the film and the electrode of the semiconductor element, but avoids the edge of the semiconductor element from contacting the finger. The projection electrodes are formed on the electrodes of the semiconductor element or on the fingers and are connected to each other through the projection electrodes.

発明が解決しようとする課題 上記方式における突起電極はいずれもAu,Ag,Ni,半田等
の金属又は金属化合物により形成されている。これら金
属系の突起電極は、接合時の温度が高く、又、接合部が
合金等によって強固に固定されるため、半導体素子母材
と配線基板との熱膨張係数違いによる熱応力、及び外部
からの機械的又は熱的な衝撃による圧力が加わると、配
線基板等の変形が生じたり、接合部のはく離が生じたり
することがある。
Problems to be Solved by the Invention All of the protruding electrodes in the above method are formed of a metal such as Au, Ag, Ni, solder or a metal compound. These metal-based protruding electrodes have a high temperature at the time of joining and the joint is firmly fixed by an alloy or the like, so that the thermal stress due to the difference in thermal expansion coefficient between the semiconductor element base material and the wiring board and the external When pressure due to mechanical or thermal shock is applied, the wiring board or the like may be deformed or the joint may be peeled off.

また、金属系の突起電極は、通常、電解メッキ法等によ
り形成されるが、余剰のメッキ液等により、素子電極間
の短絡が生じるため、電極の間隔を狭めたり、微細な加
工を行うことは困難である。
Further, the metal-based protruding electrode is usually formed by an electrolytic plating method or the like, but since a short circuit occurs between the element electrodes due to excess plating liquid or the like, it is necessary to narrow the electrode interval or perform fine processing. It is difficult.

本発明は、上記事情の鑑みてなされたもので、金属系の
突起電極が有している上述のような不具合を解消した半
導体素子用の新規な突起電極を形成する方法を提供する
ことを目的とする。
The present invention has been made in view of the above circumstances, and an object thereof is to provide a method for forming a novel protruding electrode for a semiconductor element, which solves the above-described inconveniences of the metallic protruding electrode. And

課題を解決するための手段 本発明によれば、変性アクリレート系、フェノールノボ
ラック系及びエポキシ系の中から選ばれた樹脂を基材と
し、この基材に光硬化開始剤と電気導電性物質とを混練
して突起電極形成材料を生成し、半導体素子の電極があ
る面に前記突起電極形成材料を塗布し、フォトリソグラ
フィー技術によって半導体素子の電極上に突起電極を形
成したことを特徴とする半導体素子の突起電極形成方法
が提供される。
Means for Solving the Problems According to the present invention, a resin selected from modified acrylate-based, phenol novolac-based, and epoxy-based is used as a base material, and a photocuring initiator and an electrically conductive substance are added to the base material. A semiconductor device characterized by kneading to generate a protruding electrode forming material, applying the protruding electrode forming material to the surface of the semiconductor device on which the electrode is present, and forming the protruding electrode on the electrode of the semiconductor device by a photolithography technique. There is provided a method for forming a bump electrode.

作用 本発明による突起電極形成方法では、フォトリソグラフ
ィー技術によって、光硬化開始剤の作用により、電気導
電性物質を含有する樹脂系の突起電極が半導体素子電極
上に硬化形成され、この突起電極自体が導電パターンと
の接合時において電気的接続及び機械的接合の両機能を
果すことになる。
Action In the method for forming a bump electrode according to the present invention, a resin-based bump electrode containing an electrically conductive substance is hardened and formed on a semiconductor element electrode by the action of a photo-curing initiator by a photolithography technique. When joined to the conductive pattern, it fulfills both functions of electrical connection and mechanical joining.

実施例 以下、本発明による半導体素子の突起電極形成方法につ
いて詳述する。
Example Hereinafter, a method for forming a protruding electrode of a semiconductor device according to the present invention will be described in detail.

本発明によって形成される突起電極の形成材料は、変性
アクリレート系、フェノールノボラック系、又はエポキ
シ系等の樹脂を基材とし、これに感光性成分としてそれ
ぞれの系の樹脂に対応する光硬化開始剤と、電気導電性
成分としてAg,Ni等の無機又は有機の物質とを混練して
生成し、そして必要ならば熱接着性成分として熱可塑性
樹脂又はロジン等を含有させることもできる。更に、必
要に応じて適当な触媒を添加し、突起電極形成材料の諸
特性を調整することもできる。
The material for forming the bump electrode formed by the present invention is based on a modified acrylate-based, phenol novolac-based, or epoxy-based resin as a base material, and a photo-curing initiator corresponding to the resin of each system as a photosensitive component. And an inorganic or organic substance such as Ag or Ni as an electrically conductive component, and kneaded to produce a thermoplastic resin or rosin as a heat-adhesive component. Further, if necessary, an appropriate catalyst can be added to adjust various characteristics of the material for forming the protruding electrodes.

突起電極形成材料は、半導体素子の電極が設けられてい
る面に、スピンコート、ロールコート等の適当な手段に
よって塗布される。その際、突起電極形成材料は反応性
希釈剤又は有機溶剤によって粘度を調整されてよい。
The protruding electrode forming material is applied to the surface of the semiconductor element on which the electrodes are provided by an appropriate means such as spin coating or roll coating. At that time, the protruding electrode forming material may have its viscosity adjusted by a reactive diluent or an organic solvent.

その後、通常のフォトリソグラフィー技術によって突起
電極が形成される。すなわち、塗布された突起電極形成
材料を乾燥した後、半導体素子電極の対応部分のみをた
とえばパターンマスク越しに例えばUV(紫外線)光によ
り露光し、光硬化開始剤の作用により突起電極形成材料
が硬化される。
After that, the protruding electrodes are formed by the usual photolithography technique. That is, after drying the applied protruding electrode forming material, only the corresponding portion of the semiconductor element electrode is exposed by, for example, UV (ultraviolet) light through a pattern mask, and the protruding electrode forming material is cured by the action of the photo-curing initiator. To be done.

そして、酢酸エチル、メチルエチルケトン等の有機溶剤
によって、突起電極形成材料の未硬化部分を除去するこ
とで、半導体素子の電極上に付着された樹脂系の突起電
極が形成される。
Then, an uncured portion of the protruding electrode forming material is removed with an organic solvent such as ethyl acetate or methyl ethyl ketone to form a resin-based protruding electrode attached on the electrode of the semiconductor element.

配線基板への実装の際には、形成された突起電極とこれ
らに対応する配線基板の導電パターンとを位置合せし、
半導体素子の側から加圧すると共に加熱する。このとき
の加圧圧力は10〜200kg/cm2加熱温度は突起電極の温度
が加圧治具から半導体素子を介しての伝熱により又は超
音波加熱により100〜200℃になるように調整され、圧着
時間は5秒〜5分程度である。
When mounting on a wiring board, align the formed protruding electrodes with the conductive patterns of the wiring board corresponding to these,
The semiconductor element is pressurized and heated from the side. Applied pressure at this time is 10 to 200 / cm 2 the heating temperature is adjusted so that the temperature of the bump electrode is 100 to 200 ° C. by the heat transfer or ultrasonic heating through the semiconductor element from the pressurizing tool The pressure bonding time is about 5 seconds to 5 minutes.

突起電極付の半導体素子をフィルムキャリアの樹脂フィ
ルムに取り付ける場合にも、同様の操作にて行うことが
できる。すなわち、半導体素子を樹脂フィルムに開けた
穴に挿入して、その穴の中まで延びた外部接続用の銅箔
のフィンガの端部と突起電極とを位置合せした後、両者
を加圧及び加熱して電気的接続及び機械的接合を得る。
The same operation can be performed when the semiconductor element with the protruding electrodes is attached to the resin film of the film carrier. That is, the semiconductor element is inserted into the hole formed in the resin film, the ends of the fingers of the copper foil for external connection extending into the hole are aligned with the protruding electrodes, and then both are pressed and heated. To obtain electrical connection and mechanical connection.

発明の効果 本発明によれば、以下の効果を奏することができる。Effect of the Invention According to the present invention, the following effects can be achieved.

(1) 突起電極は、半田等の金属に比しヤング率が小
さな高分子材料であるので、外部からの機械的衝撃や振
動、あるいは接続部周辺の環境温度の変化等により発生
する熱応力をこと突起電極で吸収緩和することができ、
従来の金属系突起電極のように、配線基板が変形した
り、接合部のはく離が生じたりすることがなく、接着機
能をもった信頼性の高い突起電極が得られる。
(1) Since the protruding electrode is a polymer material having a Young's modulus smaller than that of a metal such as solder, thermal stress generated by external mechanical shock or vibration, or environmental temperature change around the connection part, etc. It can be absorbed and relaxed by the protruding electrode,
Unlike the conventional metal-based protruding electrode, the wiring substrate is not deformed or the joint is not peeled off, and a highly reliable protruding electrode having an adhesive function can be obtained.

(2) 突起電極は半導体素子の電極上にのみ存在する
ので、従来の金属系突起電極の形成方法に比べ、半導体
素子の電極間における短絡発生の危険がないので、電極
ピッチの狭い半導体素子にも適用することができる。
(2) Since the protruding electrodes are present only on the electrodes of the semiconductor element, there is no danger of a short circuit occurring between the electrodes of the semiconductor element as compared with the conventional method of forming a metal-based protruding electrode. Can also be applied.

(3) 突起電極は、熱接着性成分を含有することによ
り、導通パターンとの接合に関し、配線基板において合
金を作りにくい導電パターン材料や処理をしにくい導電
パターン、たとえばITO(インジウム・スズ酸化物)等
の材料とでも容易に電気的接続を得ることができる。
(3) Since the bump electrode contains a heat-adhesive component, a conductive pattern material that is hard to form an alloy on the wiring board or a conductive pattern that is difficult to process, such as ITO (indium tin oxide), for bonding with the conductive pattern. It is possible to easily obtain an electrical connection even with a material such as).

(4) 実装後のデバイス特性チェックの段階で、不良
の半導体素子が発見された場合、従来の半田付けによる
接続では半導体素子をはく離するのに300℃以上もの高
温加熱をする必要があったが、本発明による突起電極は
例えば200℃以下の低温をかけることにより、又は有機
溶剤で溶かすことにより、半導体素子を外すことがで
き、半導体素子のリペアが非常に容易である。
(4) If a defective semiconductor element is found during the device characteristic check after mounting, it was necessary to heat the semiconductor element at a high temperature of 300 ° C or more to separate the semiconductor element in the conventional soldering connection. The semiconductor element can be removed from the bump electrode according to the present invention by applying a low temperature of, for example, 200 ° C. or lower, or by melting it with an organic solvent, and the repair of the semiconductor element is very easy.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】変性アクリレート系、フェノールノボラッ
ク系及びエポキシ系の中から選ばれた樹脂を基材とし、
この基材に光硬化開始剤と電気導電性物質とを混練して
突起電極形成材料を生成し、半導体素子の電極がある面
に前記突起電極形成材料を塗布し、フォトリソグラフィ
ー技術によって半導体素子の電極上に突起電極を形成し
たことを特徴とする半導体素子の突起電極形成方法。
1. A base material is a resin selected from a modified acrylate type, a phenol novolac type and an epoxy type.
A photocuring initiator and an electrically conductive substance are kneaded on this base material to generate a protruding electrode forming material, and the protruding electrode forming material is applied to the surface of the semiconductor element on which the electrode is present. A method for forming a protruding electrode for a semiconductor device, comprising forming a protruding electrode on the electrode.
JP1145287A 1989-06-09 1989-06-09 Method for forming protruding electrode of semiconductor element Expired - Lifetime JPH0793311B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1145287A JPH0793311B2 (en) 1989-06-09 1989-06-09 Method for forming protruding electrode of semiconductor element

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1145287A JPH0793311B2 (en) 1989-06-09 1989-06-09 Method for forming protruding electrode of semiconductor element

Publications (2)

Publication Number Publication Date
JPH0311740A JPH0311740A (en) 1991-01-21
JPH0793311B2 true JPH0793311B2 (en) 1995-10-09

Family

ID=15381652

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1145287A Expired - Lifetime JPH0793311B2 (en) 1989-06-09 1989-06-09 Method for forming protruding electrode of semiconductor element

Country Status (1)

Country Link
JP (1) JPH0793311B2 (en)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02280334A (en) * 1989-04-21 1990-11-16 Citizen Watch Co Ltd Semiconductor device and manufacture thereof

Also Published As

Publication number Publication date
JPH0311740A (en) 1991-01-21

Similar Documents

Publication Publication Date Title
US5903056A (en) Conductive polymer film bonding technique
US5783465A (en) Compliant bump technology
US6221691B1 (en) Method and system for attaching semiconductor dice to substrates
US6821878B2 (en) Area-array device assembly with pre-applied underfill layers on printed wiring board
JPH027180B2 (en)
JP3450236B2 (en) Semiconductor device and manufacturing method thereof
JP2606610B2 (en) Solder paste, connection method and connection structure of semiconductor device
JPS63150930A (en) Semiconductor device
KR20140115111A (en) Method Of Forming Bump And Semiconductor device including The Same
JP3477486B2 (en) Manufacturing method of electronic component package
JPH114064A (en) Anisotropic conductive resin and electronic component mounting structure using the same
JPH02163950A (en) Mounting of semiconductor device
JP2002299809A (en) Electronic component mounting method and mounting device
JP2002026071A (en) Semiconductor device and its manufacturing method, circuit board, and electronic equipment
JPH0793311B2 (en) Method for forming protruding electrode of semiconductor element
JPH0558659B2 (en)
JP2000058597A (en) Electronic component mounting method
JP3388547B2 (en) Component mounting method
JPH01226162A (en) Connection of semiconductor chip
JP2000174066A (en) Semiconductor device mounting method
JPS63122135A (en) Electrically connecting method for semiconductor chip
JP2002217350A (en) Module part manufacturing method
JP2523641B2 (en) Semiconductor device
JP2532543B2 (en) Semiconductor device
JPS6297340A (en) Electrical connecting method for ic chip