Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPH0797547B2 - Resist coating method - Google Patents
[go: Go Back, main page]

JPH0797547B2 - Resist coating method - Google Patents

Resist coating method

Info

Publication number
JPH0797547B2
JPH0797547B2 JP63063918A JP6391888A JPH0797547B2 JP H0797547 B2 JPH0797547 B2 JP H0797547B2 JP 63063918 A JP63063918 A JP 63063918A JP 6391888 A JP6391888 A JP 6391888A JP H0797547 B2 JPH0797547 B2 JP H0797547B2
Authority
JP
Japan
Prior art keywords
resist
temperature
semiconductor wafer
coating method
processed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP63063918A
Other languages
Japanese (ja)
Other versions
JPH01236626A (en
Inventor
雅司 森山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Electron Ltd
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Priority to JP63063918A priority Critical patent/JPH0797547B2/en
Publication of JPH01236626A publication Critical patent/JPH01236626A/en
Publication of JPH0797547B2 publication Critical patent/JPH0797547B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Application Of Or Painting With Fluid Materials (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)

Description

【発明の詳細な説明】 [発明の目的] (産業上の利用分野) 本発明は、レジストコーティング方法に関する。DETAILED DESCRIPTION OF THE INVENTION [Object of the Invention] (Field of Industrial Application) The present invention relates to a resist coating method.

(従来の技術) 例えば、半導体デバイスの製造においては、精密写真転
写技術を用いて回路パターンの転写を行うため、半導体
ウエハに均一にレジストをコーティングする工程があ
る。
(Prior Art) For example, in the manufacture of a semiconductor device, a circuit pattern is transferred using a precision photo transfer technique, and therefore there is a step of uniformly coating a semiconductor wafer with a resist.

このように、半導体ウエハにレジストをコーティングす
る方法としては、半導体ウエハの中央部付近にレジスト
を供給し、半導体ウエハを高速回転させることにより、
レジストを半導体ウエハ全面に拡散させるスピンコーテ
ィングによる方法が一般的である。
As described above, as a method for coating a semiconductor wafer with a resist, by supplying the resist near the central portion of the semiconductor wafer and rotating the semiconductor wafer at a high speed,
A general method is spin coating in which a resist is diffused over the entire surface of a semiconductor wafer.

(発明が解決しようとする問題点) しかしながら、上記説明の従来のレジストコーティング
方法では、中心から周辺へレジストが遠心力により振り
切られ、一定の膜厚を形成する過程で、回転する半導体
ウエハ各部の周速の違いにより、雰囲気中へのレジスト
溶媒の揮発速度(揮発量)に違いが生じ、レジストの見
掛けの粘度が異なり、半導体ウエハ周辺部のレジスト膜
厚が、半導体ウエハ中央部のレジスト膜厚より厚くな
り、レジスト膜厚が不均一になるという問題がある。こ
のようなレジスト膜厚の違いは、特に大口径の半導体ウ
エハほど大きくなるが、近年、半導体ウエハは大口径化
される傾向にあり、特に大きな問題となる可能性があ
る。
(Problems to be Solved by the Invention) However, in the conventional resist coating method described above, the resist is shaken off from the center to the periphery by centrifugal force, and in the process of forming a constant film thickness Due to the difference in peripheral speed, the volatilization rate (volatilization amount) of the resist solvent in the atmosphere is different, the apparent viscosity of the resist is different, and the resist film thickness around the semiconductor wafer is different from the resist film thickness at the center of the semiconductor wafer. There is a problem that it becomes thicker and the resist film thickness becomes non-uniform. Such a difference in resist film thickness becomes larger particularly in a semiconductor wafer having a large diameter, but in recent years, the semiconductor wafer tends to have a larger diameter, which may cause a particularly serious problem.

本発明は、かかる従来の事情に対処してなされたもの
で、半導体ウエハ等の被処理基板にレジストを均一にコ
ーティングすることのできるレジストコーティング方法
を提供しようとするものである。
The present invention has been made in consideration of such conventional circumstances, and an object thereof is to provide a resist coating method capable of uniformly coating a substrate to be processed such as a semiconductor wafer with a resist.

[発明の構成] (問題点を解決するための手段) すなわち本発明は、被処理基板の中心部及び/又はその
近傍に前記被処理基板の温度よりも高い温度に温調され
たレジストを供給する工程と、 前記被処理基板を回転させる工程と を具備したことを特徴とするものである。
[Structure of the Invention] (Means for Solving Problems) That is, according to the present invention, a resist whose temperature is adjusted to a temperature higher than the temperature of the substrate to be processed is supplied to the central portion of the substrate to be processed and / or in the vicinity thereof. And a step of rotating the substrate to be processed.

(作用) 上記構成の本発明のレジストコーティング方法では、被
処理基板の中心部及び/又はその近傍に前記被処理基板
の温度よりも高い温度に温調されたレジストを供給する
ことにより、被処理基板の中央部の温度が周辺部の温度
よりも高くなるようにする。
(Operation) In the resist coating method of the present invention having the above-mentioned configuration, the resist to be processed is supplied to the central portion of the substrate to be processed and / or the vicinity thereof by controlling the temperature of the resist to a temperature higher than the temperature of the substrate to be processed. The temperature of the central part of the substrate is higher than that of the peripheral part.

したがって、周速の差によるレジスト溶媒の揮発速度の
違いを温度差によって相殺し、揮発速度を被処理基板各
部で均一化することにより、被処理基板全面に渡って均
一にレジストをコーティングすることができる。
Therefore, the difference in volatilization rate of the resist solvent due to the difference in peripheral speed is offset by the temperature difference, and the volatilization rate is made uniform in each part of the substrate to be processed, so that the resist can be coated uniformly over the entire surface of the substrate to be processed. it can.

(実施例) 以下本発明方法を半導体ウエハのレジストコーティング
に適用した実施例を図面を参照して説明する。
(Example) An example in which the method of the present invention is applied to resist coating of a semiconductor wafer will be described below with reference to the drawings.

この実施例方法では、まず、第1図(a)に示すよう
に、半導体ウエハ1を、レジストコーティング装置の保
持台2上に載置し、例えば真空チャック等で半導体ウエ
ハ1を吸着保持する。
In the method of this embodiment, first, as shown in FIG. 1A, the semiconductor wafer 1 is placed on a holding table 2 of a resist coating apparatus, and the semiconductor wafer 1 is suction-held by, for example, a vacuum chuck.

次に、第1図(b)に示すように、半導体ウエハ1の中
央部に半導体ウエハ1より高温としたレジスト3を滴下
する。
Next, as shown in FIG. 1B, a resist 3 having a temperature higher than that of the semiconductor wafer 1 is dropped on the central portion of the semiconductor wafer 1.

この後、第1図(c)に示すように、例えば毎分数万回
転程度の回転速度で保持台2、半導体ウエハ1を回転さ
せ、レジスト3を半導体ウエハ1の全面に拡散させる。
After that, as shown in FIG. 1C, the holding table 2 and the semiconductor wafer 1 are rotated at a rotation speed of, for example, tens of thousands of revolutions per minute to diffuse the resist 3 over the entire surface of the semiconductor wafer 1.

なお、レジスト3の温度は、室温および半導体ウエハ1
の温度等によって適宜選択する必要がある。例えば、第
2図のグラフは、室温21.6℃、半導体ウエハ温度21.5℃
の条件下におけるレジスト温度と膜厚のばらつきとの関
係を測定した結果を示すもので、曲線a、b、c、d、
e、f、g、hは、それぞれレジスト温度が16.2℃、1
8.1℃、19.9℃、20.9℃、21.3℃、21.8℃、22.7℃、24.
4℃の場合を示している。
The temperature of the resist 3 is room temperature and the semiconductor wafer 1
It is necessary to appropriately select the temperature depending on the temperature. For example, the graph in Figure 2 shows a room temperature of 21.6 ° C and a semiconductor wafer temperature of 21.5 ° C.
The results of measuring the relationship between the resist temperature and the variation in film thickness under the conditions of
The resist temperatures of e, f, g, and h are 16.2 ° C and 1 respectively.
8.1 ℃, 19.9 ℃, 20.9 ℃, 21.3 ℃, 21.8 ℃, 22.7 ℃, 24.
The case of 4 ° C is shown.

このグラフに曲線gで示されるように、上記条件下では
レジスト温度が22.7℃程度でほぼ均一な膜厚を得ること
ができる。なお、レジスト温度を上げ過ぎると、曲線h
で示されるように、半導体ウエハ1の中央部の膜厚が厚
くなる。これは、周速の差によるレジスト溶媒の揮発速
度の違い以上に温度差によるレジスト溶媒の揮発速度の
違いが生じるためである。
As indicated by the curve g in this graph, under the above conditions, a substantially uniform film thickness can be obtained at a resist temperature of about 22.7 ° C. If the resist temperature is raised too high, the curve h
As shown by, the thickness of the central portion of the semiconductor wafer 1 becomes thicker. This is because the difference in volatilization rate of the resist solvent due to the difference in peripheral speed causes the difference in volatilization rate of the resist solvent due to the difference in temperature.

第3図は他の実施例方法を示すもので、この実施例方法
では、レジストコーティング装置の保持台2に、中央部
で温度が高く、周辺部で温度が低くなるように温度勾配
を形成する温度制御機構を配置する。なお、このような
温度制御機構は、例えば保持台2内の中央部のみにヒー
タ4を配置し、このヒータ4により、保持台2の中央部
のみを所定温度に加熱することによって実現することが
できる。
FIG. 3 shows another embodiment method. In this embodiment method, a temperature gradient is formed on the holding table 2 of the resist coating apparatus so that the temperature is high in the central part and low in the peripheral part. Place a temperature control mechanism. Note that such a temperature control mechanism can be realized, for example, by disposing the heater 4 only in the central portion of the holding table 2 and heating only the central portion of the holding table 2 to a predetermined temperature by the heater 4. it can.

そして、まず第3図(a)に示すように、予め中央部で
温度が高く、周辺部で温度が低くなるように温度勾配を
形成した保持台2上に半導体ウエハ1を載置し、例えば
真空チャック等で半導体ウエハ1を吸着保持する。
Then, as shown in FIG. 3A, first, the semiconductor wafer 1 is placed on a holding table 2 in which a temperature gradient is formed so that the temperature is high in the central part and low in the peripheral part in advance. The semiconductor wafer 1 is suction-held by a vacuum chuck or the like.

次に、第3図(b)に示すように、半導体ウエハ1の中
央部にジスト3を滴下する。
Next, as shown in FIG. 3 (b), the dist 3 is dropped on the central portion of the semiconductor wafer 1.

この後、第3図(c)に示すように、例えば毎分数万回
転程度の回転速度で保持台2、半導体ウエハ1を回転さ
せ、レジスト3を半導体ウエハ1の全面に拡散させる。
After that, as shown in FIG. 3C, the holding table 2 and the semiconductor wafer 1 are rotated at a rotation speed of, for example, tens of thousands of revolutions per minute, and the resist 3 is diffused over the entire surface of the semiconductor wafer 1.

すなわち、この実施例では、保持台2に、中央部で温度
が高く、周辺部で温度が低くなるように温度勾配を形成
する温度制御機構を配置し、前述の実施例と同様に、半
導体ウエハ1各部の周速の差によるレジスト溶媒の揮発
速度の違いを温度差によって相殺し、レジスト溶媒の揮
発速度を各部で均一化することにより、半導体ウエハ1
全面に渡って均一にレジスト3をコーティングすること
ができる。なおヒータ4による加熱設定温度は、前述の
実施例と同様に適宜選択する必要がある。
That is, in this embodiment, the holding table 2 is provided with a temperature control mechanism that forms a temperature gradient so that the temperature is high in the central part and low in the peripheral part, and the semiconductor wafer is the same as in the above-described embodiments. 1 The difference in the volatilization rate of the resist solvent due to the difference in the peripheral speed of each part is offset by the temperature difference, and the volatilization rate of the resist solvent is made uniform in each part.
The resist 3 can be uniformly coated over the entire surface. The heating temperature set by the heater 4 needs to be appropriately selected as in the above-described embodiment.

なお、これらの実施例では、レジスト3の温度調節によ
り半導体ウエハ1の温度を調節する例と、保持台2の温
度調節により半導体ウエハ1の温度を調節する例につい
て説明したが、例えば半導体ウエハ1の上方から温度の
異なる気体を吹付ける等、雰囲気の温度を調節して半導
体ウエハ1の温度を調節することもできるし、これらの
方法を組合わせて行うこともできる。
It should be noted that in these embodiments, an example in which the temperature of the semiconductor wafer 1 is adjusted by adjusting the temperature of the resist 3 and an example in which the temperature of the semiconductor wafer 1 is adjusted by adjusting the temperature of the holding table 2 have been described. The temperature of the semiconductor wafer 1 can be adjusted by adjusting the temperature of the atmosphere, such as by blowing a gas having a different temperature from above, or a combination of these methods can be used.

[発明の効果] 以上説明したように、本発明のレジストコーティング方
法によれば、半導体ウエハ等の被処理基板にレジストを
均一にコーティングすることができる。
[Effects of the Invention] As described above, according to the resist coating method of the present invention, it is possible to uniformly coat a resist on a substrate to be processed such as a semiconductor wafer.

【図面の簡単な説明】[Brief description of drawings]

第1図は本発明の一実施例のレジストコーティング方法
を示す説明図、第2図はレジスト温度と膜厚のばらつき
との関係を示すグラフ、第3図は他の実施例のレジスト
コーティング方法を示す説明図である。 1……半導体ウエハ、2……保持台、3……レジスト、
4……ヒータ。
FIG. 1 is an explanatory view showing a resist coating method according to an embodiment of the present invention, FIG. 2 is a graph showing a relationship between resist temperature and variations in film thickness, and FIG. 3 is a resist coating method according to another embodiment. It is an explanatory view shown. 1 ... semiconductor wafer, 2 ... holding table, 3 ... resist,
4 ... Heater.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】被処理基板の中心部及び/又はその近傍に
前記被処理基板の温度よりも高い温度に温調されたレジ
ストを供給する工程と、 前記被処理基板を回転させる工程と を具備したことを特徴とするレジストコーティング方
法。
1. A step of supplying a resist, the temperature of which is adjusted to a temperature higher than the temperature of the substrate to be processed, to a central portion of the substrate to be processed and / or the vicinity thereof, and a step of rotating the substrate to be processed. A resist coating method characterized by the above.
JP63063918A 1988-03-17 1988-03-17 Resist coating method Expired - Fee Related JPH0797547B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63063918A JPH0797547B2 (en) 1988-03-17 1988-03-17 Resist coating method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63063918A JPH0797547B2 (en) 1988-03-17 1988-03-17 Resist coating method

Publications (2)

Publication Number Publication Date
JPH01236626A JPH01236626A (en) 1989-09-21
JPH0797547B2 true JPH0797547B2 (en) 1995-10-18

Family

ID=13243201

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63063918A Expired - Fee Related JPH0797547B2 (en) 1988-03-17 1988-03-17 Resist coating method

Country Status (1)

Country Link
JP (1) JPH0797547B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0341715A (en) * 1989-07-07 1991-02-22 Toshiba Ceramics Co Ltd Spin coater

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6226817A (en) * 1985-07-29 1987-02-04 Canon Inc Spinner device
JPS62225269A (en) * 1986-03-26 1987-10-03 Hitachi Ltd Coating device
JPS63250819A (en) * 1987-04-08 1988-10-18 Mitsubishi Electric Corp Coating device
JPS63250820A (en) * 1987-04-08 1988-10-18 Mitsubishi Electric Corp Coating device

Also Published As

Publication number Publication date
JPH01236626A (en) 1989-09-21

Similar Documents

Publication Publication Date Title
US6303526B1 (en) Temperature controlled spin chuck
JPS61214520A (en) Coating device
JPH0536597A (en) Treatment method
JPH0992615A (en) Semiconductor wafer cooling device
JPH0797547B2 (en) Resist coating method
JPH06151322A (en) Heating device for thin film manufacturing equipment
JP2975140B2 (en) Rotary processing equipment
JP2816756B2 (en) Resist processing equipment
JP3026305B2 (en) Heat treatment method
JPH0862849A (en) Photoresist coating method and apparatus
JP2816755B2 (en) Semiconductor processing equipment and resist processing equipment
JP2591360B2 (en) How to apply photoresist
US4588379A (en) Configuration for temperature treatment of substrates, in particular semi-conductor crystal wafers
JP2883467B2 (en) Rotary processing equipment
KR20040059256A (en) Multi-Step Photoresist Coating Method
JPH08293460A (en) Chemical coating device
JPS6362323A (en) Manufacture of semiconductor device
JPH02260415A (en) Conveyance apparatus
JPH04104158A (en) Method for forming photoresist film
KR100272521B1 (en) Photoresist Coating Method of Semiconductor Device
JP3046362B2 (en) Application method
JP3067177B2 (en) Rotary coating device
KR19990027897A (en) Oven device for manufacture of semiconductor device
JPS63181321A (en) Baking apparatus
JP2892533B2 (en) Coating method and coating device

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees