JPH0797863B2 - Color signal synchronization circuit - Google Patents
Color signal synchronization circuitInfo
- Publication number
- JPH0797863B2 JPH0797863B2 JP1010603A JP1060389A JPH0797863B2 JP H0797863 B2 JPH0797863 B2 JP H0797863B2 JP 1010603 A JP1010603 A JP 1010603A JP 1060389 A JP1060389 A JP 1060389A JP H0797863 B2 JPH0797863 B2 JP H0797863B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- output
- signal
- video signal
- color signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000005070 sampling Methods 0.000 claims description 7
- 230000010355 oscillation Effects 0.000 claims description 6
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 12
- 238000010586 diagram Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 238000000034 method Methods 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 239000013078 crystal Substances 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
Landscapes
- Processing Of Color Television Signals (AREA)
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明は色信号同期回路に関し、D/A回路を使用した回
路構成において基準バースト信号に色信号の位相が同期
したビデオ信号を得る色信号同期回路に関するものであ
る。The present invention relates to a color signal synchronizing circuit, and a color signal for obtaining a video signal in which the phase of the color signal is synchronized with a reference burst signal in a circuit configuration using a D / A circuit. It relates to a synchronous circuit.
色信号同期回路は内部からのビデオ信号に基準バースト
を同期させるための回路であり従来より主に自動位相制
御方式，バースト注入ロック方式，水晶リンギング方式
などがあるが、現在D/A回路を使用したブロック図にお
いて一般的に用いている自動位相制御方式による色信号
同期回路の一例を第２図に示し説明する。The color signal synchronization circuit is a circuit for synchronizing the reference burst with the video signal from the inside. Conventionally, there are mainly automatic phase control method, burst injection lock method, crystal ringing method, etc., but currently the D / A circuit is used. An example of a color signal synchronizing circuit based on the automatic phase control method generally used in the above block diagram will be described with reference to FIG.
位相比較回路１の出力は低域フィルター２に接続され、
低減フィルター２の出力は電圧制御発振器３に接続さ
れ、電圧制御発振器３の発振出力はタイミング発生回路
４に接続され、タイミング発生回路４の出力はビデオ信
号発生回路５と位相比較回路１の一方の入力に内部バー
スト信号９として接続され、ビデオ信号発生回路５の出
力はディジタルのビデオ信号としてD/A回路６に接続さ
れ、D/A回路６の出力がビデオ信号出力７となり、位相
比較回路１の他方の入力には色信号８とバースト抜き取
り信号10が接続されている色信号同期回路の構成となっ
ていた。The output of the phase comparison circuit 1 is connected to the low pass filter 2,
The output of the reduction filter 2 is connected to the voltage controlled oscillator 3, the oscillation output of the voltage controlled oscillator 3 is connected to the timing generation circuit 4, and the output of the timing generation circuit 4 is one of the video signal generation circuit 5 and the phase comparison circuit 1. The input is connected as an internal burst signal 9, the output of the video signal generation circuit 5 is connected as a digital video signal to the D / A circuit 6, the output of the D / A circuit 6 becomes the video signal output 7, and the phase comparison circuit 1 The color signal synchronizing circuit has a structure in which the color signal 8 and the burst sampling signal 10 are connected to the other input.
次に従来例の動作について説明する。Next, the operation of the conventional example will be described.
タイミング発生回路４より発生された内部バースト信号
９は色信号８とともに位相比較回路１に入力し、色信号
８のバースト信号に対する位相の進み又は遅れをバース
ト抜き取り信号10のタイミングで検出する。The internal burst signal 9 generated by the timing generation circuit 4 is input to the phase comparison circuit 1 together with the color signal 8 and the advance or delay of the phase of the color signal 8 with respect to the burst signal is detected at the timing of the burst sampling signal 10.
位相比較回路１からの比較出力は低減フィルター２に入
力して直流電圧レベルに変換され電圧制御発振器３に伝
達される。The comparison output from the phase comparison circuit 1 is input to the reduction filter 2, converted into a DC voltage level, and transmitted to the voltage controlled oscillator 3.
電圧制御発振器３は前記直流電圧レベルに応じた周期の
発振をタイミング発生回路４に原発振信号として入力す
る。The voltage controlled oscillator 3 inputs an oscillation having a cycle corresponding to the DC voltage level to the timing generation circuit 4 as an original oscillation signal.
タイミング発生回路４はビデオ信号発生回路５でビデオ
信号を発生するための制御信号が作られると同時に、内
部バースト信号９を発生する。The timing generation circuit 4 generates an internal burst signal 9 at the same time when a control signal for generating a video signal is generated by the video signal generation circuit 5.
ビデオ信号発生回路５はディジタルのビデオ信号を発生
しD/A回路６に入力してディジタル信号からアナログ信
号に変換されビデオ信号出力７として出力される。The video signal generation circuit 5 generates a digital video signal, inputs it to the D / A circuit 6, converts the digital signal into an analog signal, and outputs it as a video signal output 7.
従来の構成においてはタイミング発生回路からの内部バ
ースト信号と色信号中のバースト信号を比較して位相差
を補正していたが、ビデオ信号発生回路の論理回路の遅
延のD/A回路の出力の遅延によりビデオ信号出力が再び
位相差を生じることになる。In the conventional configuration, the internal burst signal from the timing generation circuit and the burst signal in the color signal were compared to correct the phase difference, but the delay of the logic circuit of the video signal generation circuit delayed the output of the D / A circuit. The delay causes the video signal output to again have a phase difference.
そこで位相差をなくすために、第３図の例のごとくD/A
回路のクロックに抵抗とコンデンサで構成される遅延回
路を入れ抵抗等を調整をしなければならないという問題
点がある。Therefore, in order to eliminate the phase difference, D / A
There is a problem in that a delay circuit composed of a resistor and a capacitor must be inserted in the clock of the circuit to adjust the resistance and the like.
本発明の色信号同期回路は、位相比較回路の出力が低減
フィルターに接続され、前記低減フィルターの出力は電
圧制御発振器に接続され、前記電圧制御発振器の発振出
力はタイミング発生回路に接続され、前記タイミング発
生回路の制御信号出力はビデオ信号発生回路に接続さ
れ、前記ビデオ信号発生回路の出力はD/A回路の入力に
接続され、前記D/A回路の出力はビデオ信号出力として
外部に接続されるとともに前記位相比較回路の一方の入
力に接続され、前記位相比較回路の他方の入力には色信
号とバースト抜き取り信号が接続されている構成の色信
号同期回路を提供する。In the color signal synchronization circuit of the present invention, the output of the phase comparison circuit is connected to the reduction filter, the output of the reduction filter is connected to the voltage controlled oscillator, and the oscillation output of the voltage controlled oscillator is connected to the timing generation circuit. The control signal output of the timing generation circuit is connected to the video signal generation circuit, the output of the video signal generation circuit is connected to the input of the D / A circuit, and the output of the D / A circuit is connected to the outside as the video signal output. Further, there is provided a color signal synchronizing circuit configured to be connected to one input of the phase comparison circuit and to which the color signal and the burst sampling signal are connected to the other input of the phase comparison circuit.
内部バースト信号をD/A回路から出力して色信号中のバ
ースト信号の位相比較する構成にすることによりD/A回
路のクロックの位相補正用の回路が不要であり、調整の
時間を省くことから量産効果も上がるという絶大な効果
がある。Since the internal burst signal is output from the D / A circuit and the phase of the burst signal in the color signal is compared, the circuit for clock phase correction of the D / A circuit is not required and the adjustment time is saved. Therefore, there is a great effect that the mass production effect will increase.
次に、本発明の実施例について図面を参照して説明す
る。Next, embodiments of the present invention will be described with reference to the drawings.
第１図は本発明の色信号同期回路の一実施例のブロック
図である。位相比較回路１の出力は低減フィルター２に
接続され、低減フィルター２の出力は電圧制御発振器３
に接続され、電圧制御発振器３の発振出力はタイミング
発生回路４に接続され、タイミング発生回路４の制御信
号出力がビデオ信号発生回路５に接続され、ビデオ信号
発生回路５の出力はD/A回路６の入力に接続され、D/A回
路６の出力はビデオ信号出力７として外部に接続される
とともに位相比較回路１の一方の入力に接続され、位相
比較回路１の他方の入力には色信号８とバースト抜き取
り信号10が接続されている。FIG. 1 is a block diagram of an embodiment of a color signal synchronizing circuit of the present invention. The output of the phase comparison circuit 1 is connected to the reduction filter 2, and the output of the reduction filter 2 is the voltage controlled oscillator 3
, The oscillation output of the voltage controlled oscillator 3 is connected to the timing generation circuit 4, the control signal output of the timing generation circuit 4 is connected to the video signal generation circuit 5, and the output of the video signal generation circuit 5 is the D / A circuit. 6 and the output of the D / A circuit 6 is connected to the outside as a video signal output 7 and also connected to one input of the phase comparison circuit 1, and the other input of the phase comparison circuit 1 is supplied with a color signal. 8 and the burst sampling signal 10 are connected.
次に、本実施例の動作について説明する。Next, the operation of this embodiment will be described.
位相比較回路１からの位相の比較出力は低減フィルター
２に入力し、直流電圧レベルに変換され電圧制御発振器
３に入力し、直流電圧レベルに応じた周期の発振をタイ
ミング発生回路４に原発振信号として入力される。The phase comparison output from the phase comparison circuit 1 is input to the reduction filter 2, converted to a DC voltage level, and input to the voltage controlled oscillator 3, and the timing generation circuit 4 oscillates with a cycle corresponding to the DC voltage level. Is entered as.
タイミング発生回路４はビデオ信号を発生するための制
御信号が作られビデオ信号発生回路５に入力される。The timing generation circuit 4 generates a control signal for generating a video signal and inputs the control signal to the video signal generation circuit 5.
ビデオ信号発生回路５はディジタルのビデオ信号を出力
し、D/A回路６によりアナログのビデオ信号に変換され
ビデオ信号出力７として外部に接続されると同時に内部
バースト信号として位相比較回路１に入力となる。The video signal generation circuit 5 outputs a digital video signal, which is converted into an analog video signal by the D / A circuit 6 and connected to the outside as a video signal output 7, and at the same time input to the phase comparison circuit 1 as an internal burst signal. Become.
位相比較回路１は色信号８中のバースト信号とビデオ信
号出力７中の内部バースト信号との位相の進み・遅れを
バースト抜き取り信号10のタイミングで比較する。The phase comparison circuit 1 compares the lead / lag of the phase between the burst signal in the color signal 8 and the internal burst signal in the video signal output 7 at the timing of the burst sampling signal 10.
以上説明したように本発明は、内部バースト信号をD/A
回路から出力して色信号中のバースト信号と位相比較す
る構成にすることによりD/A回路のクロックの位相補正
用の回路が不要であり、調整の時間を省くことから量産
効果も上がるという絶大な効果がある。As described above, according to the present invention, the internal burst signal is D / A
The circuit that outputs the signal from the circuit and compares the phase with the burst signal in the color signal eliminates the need for a circuit for correcting the phase of the clock of the D / A circuit, and saves adjustment time, which improves the mass production effect. It has a great effect.
第１図は本発明の一実施例を示すブロック図である。 第２図は従来例を示すブロック図である。 第３図は従来例によるD/A回路のクロックの位相補正の
１例の回路図である。 １……位相比較回路、２……低減フィルター、３……電
圧制御発振器、４……タイミング発生回路、５……ビデ
オ信号発生回路、６……D/A回路、７……ビデオ信号出
力、８……色信号、９……内部バースト信号出力、10…
…バースト抜き取り信号、11……D/A用クロック、12…
…コンデンサ、13……調整用半固定抵抗、14,15……イ
ンバータ。FIG. 1 is a block diagram showing an embodiment of the present invention. FIG. 2 is a block diagram showing a conventional example. FIG. 3 is a circuit diagram of an example of clock phase correction of a D / A circuit according to a conventional example. 1 ... Phase comparison circuit, 2 ... Reduction filter, 3 ... Voltage controlled oscillator, 4 ... Timing generation circuit, 5 ... Video signal generation circuit, 6 ... D / A circuit, 7 ... Video signal output, 8 ... Color signal, 9 ... Internal burst signal output, 10 ...
… Burst sampling signal, 11 …… D / A clock, 12…
… Capacitors, 13… Semi-fixed resistors for adjustment, 14, 15… Inverters.
Claims (1)
続され、前記低域フィルターの出力は電圧制御発振器に
接続され、前記電圧制御発振器の発振出力はタイミング
発生回路に接続され、前記タイミング発生回路の制御信
号出力はビデオ信号発生回路に接続され、前記ビデオ信
号発生回路の出力はD/A回路に接続され、前記D/A回路の
出力はビデオ信号出力として外部に接続されるとともに
前記位相比較回路の一方の入力に内部バースト信号とし
て接続され、前記位相比較回路の他方の入力には色信号
と基準バーストからの抜き取り信号が接続されているこ
とを特徴とする色信号同期回路。1. An output of a phase comparison circuit is connected to a low-pass filter, an output of the low-pass filter is connected to a voltage-controlled oscillator, and an oscillation output of the voltage-controlled oscillator is connected to a timing generation circuit to generate the timing. A control signal output of the circuit is connected to a video signal generating circuit, an output of the video signal generating circuit is connected to a D / A circuit, an output of the D / A circuit is externally connected as a video signal output, and the phase is A color signal synchronizing circuit, wherein one input of a comparison circuit is connected as an internal burst signal, and the other input of the phase comparison circuit is connected with a color signal and a sampling signal from a reference burst.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1010603A JPH0797863B2 (en) | 1989-01-18 | 1989-01-18 | Color signal synchronization circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1010603A JPH0797863B2 (en) | 1989-01-18 | 1989-01-18 | Color signal synchronization circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH02190090A JPH02190090A (en) | 1990-07-26 |
| JPH0797863B2 true JPH0797863B2 (en) | 1995-10-18 |
Family
ID=11754823
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1010603A Expired - Fee Related JPH0797863B2 (en) | 1989-01-18 | 1989-01-18 | Color signal synchronization circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0797863B2 (en) |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6015190B2 (en) * | 1978-07-25 | 1985-04-18 | 株式会社東芝 | phase locked circuit |
| JPS6143086A (en) * | 1984-08-06 | 1986-03-01 | Nec Corp | Pll device |
| JP2535900B2 (en) * | 1987-04-13 | 1996-09-18 | ソニー株式会社 | Clock signal generation circuit |
-
1989
- 1989-01-18 JP JP1010603A patent/JPH0797863B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH02190090A (en) | 1990-07-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4309662A (en) | Circuit for rapidly resynchronizing a clock | |
| US5343169A (en) | Frequency locked loop | |
| KR0139197B1 (en) | Digital phase locked loop circuit | |
| JPH0467372B2 (en) | ||
| JPH0681129B2 (en) | Data detector | |
| US6166606A (en) | Phase and frequency locked clock generator | |
| US4689577A (en) | Circuit for synchronizing an oscillator to a pulse train | |
| US4841379A (en) | Time-base error correction apparatus for video tape or disk player | |
| JPH0797863B2 (en) | Color signal synchronization circuit | |
| US6018273A (en) | Externally-synchronized voltage-controlled oscillator in phase locked loop | |
| US4220968A (en) | Circuit for generating a constant reference oscillation from a video signal affected by a time error | |
| JPS585536B2 (en) | Circuit arrangement for synchronizing output signals according to periodic pulse input signals | |
| JPS6161308B2 (en) | ||
| JPH05110427A (en) | Phase locked loop circuit | |
| JPH0749870Y2 (en) | PLL circuit | |
| JPH06276089A (en) | PLL circuit | |
| JPH0724861Y2 (en) | Color burst PLL circuit | |
| JPH0631795Y2 (en) | Digital signal synchronization circuit | |
| JP2552313Y2 (en) | Display area correction circuit | |
| JPH04207865A (en) | Synchronizing signal production circuit | |
| JPH04273618A (en) | Pll circuit | |
| JPH06261224A (en) | Pll circuit | |
| JPH03119881A (en) | clock generation circuit | |
| JPH0767144B2 (en) | Image signal synchronization circuit | |
| JPH03228473A (en) | Synchronizing signal generation circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| LAPS | Cancellation because of no payment of annual fees |