Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPH0799745B2 - Method for manufacturing semiconductor device - Google Patents
[go: Go Back, main page]

JPH0799745B2 - Method for manufacturing semiconductor device - Google Patents

Method for manufacturing semiconductor device

Info

Publication number
JPH0799745B2
JPH0799745B2 JP60218362A JP21836285A JPH0799745B2 JP H0799745 B2 JPH0799745 B2 JP H0799745B2 JP 60218362 A JP60218362 A JP 60218362A JP 21836285 A JP21836285 A JP 21836285A JP H0799745 B2 JPH0799745 B2 JP H0799745B2
Authority
JP
Japan
Prior art keywords
film
oxide film
silicon oxide
silicon
polysilicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60218362A
Other languages
Japanese (ja)
Other versions
JPS6278852A (en
Inventor
昭三 西本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP60218362A priority Critical patent/JPH0799745B2/en
Publication of JPS6278852A publication Critical patent/JPS6278852A/en
Publication of JPH0799745B2 publication Critical patent/JPH0799745B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Local Oxidation Of Silicon (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は半導体装置の製造方法に関し、特に導電層間の
絶縁膜の形成方法に関する。
The present invention relates to a method for manufacturing a semiconductor device, and more particularly to a method for forming an insulating film between conductive layers.

〔従来の技術〕[Conventional technology]

従来、導電層間に絶縁膜を形成するには、下層の導電層
表面に熱酸化法により絶縁膜を形成し、その上に上層の
導電層を形成していた。
Conventionally, in order to form an insulating film between conductive layers, an insulating film is formed on the surface of a lower conductive layer by a thermal oxidation method, and an upper conductive layer is formed thereon.

〔発明が解決しようとする問題点〕[Problems to be solved by the invention]

上述した従来の絶縁層の形成方法は、工程数は少いもの
の、均一な膜厚の絶縁層を得るのが大変難しく、特に絶
縁膜上に設け、所定形状に加工した下層の導電層の端部
の側壁で絶縁膜の膜厚が薄くなり、下地の絶縁膜と接す
る境界部分で絶縁膜の膜質が一様でないために絶縁性が
劣化する。十分な絶縁性を得るために、絶縁膜の膜厚を
厚くするには、熱酸化前の下層導電層の膜厚も厚くする
必要があり平坦性が悪くなる。また、形成される絶縁膜
表面は、熱酸化前の下層の導電層表面にくらべて凹凸が
増したものとなり、後工程での加工を難しくする点があ
る。
Although the above-described conventional method for forming an insulating layer involves a small number of steps, it is very difficult to obtain an insulating layer having a uniform film thickness. Particularly, the edge of the lower conductive layer which is provided on the insulating film and processed into a predetermined shape is processed. The film thickness of the insulating film becomes thin on the side wall of the portion, and the insulating property is deteriorated because the film quality of the insulating film is not uniform at the boundary portion in contact with the underlying insulating film. In order to obtain a sufficient insulating property, in order to increase the film thickness of the insulating film, it is necessary to increase the film thickness of the lower conductive layer before thermal oxidation, resulting in poor flatness. Further, the surface of the formed insulating film has more irregularities than the surface of the lower conductive layer before thermal oxidation, which makes it difficult to process in the subsequent process.

〔問題点を解決するための手段〕[Means for solving problems]

本発明の半導体装置の製造方法は、絶縁膜を有する半導
体基板の一主面の所定領域に第1の導電膜とその上に第
1の酸化膜と酸化阻止膜が交互に積層された多層膜を形
成する工程と、全面に多結晶シリコン膜を形成する工程
と、前記多結晶シリコン膜を酸化性雰囲気中で全てシリ
コン酸化膜に変換すると共に、前記酸化性雰囲気中で前
記シリコン酸化膜を有して前記第1の導電膜を酸化する
ことにより、前記第1の導電膜と前記シリコン酸化膜の
界面に第2の酸化膜を形成する工程と、前記シリコン酸
化膜を等方性エッチング除去して前記絶縁膜を露出する
工程と、前記第2の酸化膜を介して前記第1の導電膜と
電気的に絶縁された第2の導電膜を形成する工程を含む
ことを特徴とする。
A method for manufacturing a semiconductor device according to the present invention is a multilayer film in which a first conductive film is provided in a predetermined region of one main surface of a semiconductor substrate having an insulating film, and a first oxide film and an oxidation prevention film are alternately stacked on the first conductive film. Forming a polycrystalline silicon film on the entire surface, converting the polycrystalline silicon film into a silicon oxide film in an oxidizing atmosphere, and removing the silicon oxide film in the oxidizing atmosphere. And then oxidizing the first conductive film to form a second oxide film at the interface between the first conductive film and the silicon oxide film, and removing the silicon oxide film by isotropic etching. And exposing the insulating film, and forming a second conductive film electrically insulated from the first conductive film through the second oxide film.

〔実施例〕〔Example〕

次に、本発明について図面を参照して説明する。 Next, the present invention will be described with reference to the drawings.

第1図(a)〜(f)は本発明の一実施例の工程順縦断
面図である。シリコン酸化膜2を有するシリコン基板1
上に気相成長法によってポリシリコン膜3を堆積した
後、これにリン(P)等の不純物を含有せしめて良導電
膜とする。ポリシリコン膜3表面に熱酸化法によりシリ
コン酸化膜4を形成し、さらにその上に気相成長法によ
りシリコン窒化膜5を形成する。ここで、シリコン酸化
膜2はシリコン基板1とポリシリコン膜3間を絶縁して
いる(第1図(a))。次に、シリコン窒化膜5とシリ
コン酸化膜4及びポリシリコン膜3からなる3層膜の所
望領域以外の領域を写真食刻法によりエッチング除去し
(第1図(b))、続いて全面にポリシリコン膜6を堆
積する(第1図(c))。次に、熱酸化法によりポリシ
リコン膜6を全てシリコン酸化膜7に変え、さらに熱酸
化を継続し、ポリシリコン膜3の側面を酸化する。ポリ
シリコン膜3は含有するリンによる増速効果のためシリ
コン基板1より速く酸化されるが、この酸化はポリシリ
コン膜3の側面に限られ、シリコン窒化膜5で酸化が阻
止された上面には及ばない(第1図(d))。次に、全
面を等方性のウェットエッチング液でエッチング除去し
てゆき、シリコン基板1に接するシリコン酸化膜2及び
7を全てエッチング除去し、ポリシリコン膜3の表面に
シリコン酸化膜7が残る状態で止める(第1図
(e))。最後に、露出したシリコン基板1表面に熱酸
化法によりシリコン酸化膜8を所望の厚さに形成した
後、上層の導電層として、気相成長法でポリシリコン膜
9を堆積し、リンを含有せしめて良導電膜とし写真食刻
法により所望領域以外の領域をエッチング除去する(第
1図(f))。
1A to 1F are longitudinal cross-sectional views in order of the processes of one embodiment of the present invention. Silicon substrate 1 having silicon oxide film 2
After depositing the polysilicon film 3 by vapor deposition, an impurity such as phosphorus (P) is added to the polysilicon film 3 to form a good conductive film. A silicon oxide film 4 is formed on the surface of the polysilicon film 3 by a thermal oxidation method, and a silicon nitride film 5 is further formed thereon by a vapor phase growth method. Here, the silicon oxide film 2 insulates between the silicon substrate 1 and the polysilicon film 3 (FIG. 1 (a)). Next, a region other than the desired region of the three-layer film composed of the silicon nitride film 5, the silicon oxide film 4 and the polysilicon film 3 is removed by etching by photolithography (FIG. 1 (b)), and then the entire surface is removed. A polysilicon film 6 is deposited (FIG. 1 (c)). Next, the polysilicon film 6 is entirely changed to the silicon oxide film 7 by the thermal oxidation method, and the thermal oxidation is further continued to oxidize the side surface of the polysilicon film 3. The polysilicon film 3 is oxidized faster than the silicon substrate 1 due to the acceleration effect of the contained phosphorus, but this oxidation is limited to the side surface of the polysilicon film 3 and is not formed on the upper surface where the oxidation is blocked by the silicon nitride film 5. It does not reach (Fig. 1 (d)). Next, the entire surface is removed by etching with an isotropic wet etching solution to completely remove the silicon oxide films 2 and 7 in contact with the silicon substrate 1, leaving the silicon oxide film 7 on the surface of the polysilicon film 3. Stop with (Fig. 1 (e)). Finally, a silicon oxide film 8 having a desired thickness is formed on the exposed surface of the silicon substrate 1 by a thermal oxidation method, and then a polysilicon film 9 is deposited as an upper conductive layer by a vapor phase growth method to contain phosphorus. At most, a good conductive film is formed, and the region other than the desired region is removed by etching by photolithography (FIG. 1 (f)).

本実施例によれば、ポリシリコン膜3の側面に形成され
る酸化膜の膜厚は、特に不均一な個所はなくなり、ま
た、その膜質も一様になる。これは、側面酸化の初期段
階が改善されるためである。すなわち、本実施例ではま
ず第1に、ポリシリコン膜3の側面への酸化剤の供給
が、ほぼ同じ膜厚をもったシリコン酸化膜を通して行な
われる。ゆえに、ポリシリコン膜の側面への酸化剤の供
給がポリシリコン膜3の側面全体にわたってほぼ均一に
行なわれる。第2に、ポリシリコン膜3の側面の酸化
は、シリコン酸化膜を介して行われるため、膜成長は拡
散律速になるため、急激な膜成長が抑制される。かつポ
リシリコン膜3もさほど酸化されないのでシリコン酸化
膜7の膜圧を薄くすることができる。従って、これら2
つの相乗効果により、ポリシリコン膜3の側面に側面酸
化の初期段階で膜圧が均一で、かつ、膜質の良いものが
成長する。そして、酸化時間を長くすることにより、こ
のような膜質の良い酸化膜を十分に厚く形成することが
出来る。さらに上述した如く、ポリシリコン膜3の側面
に形成される酸化膜の膜質が一様であること、及び、ポ
リシリコン膜6の酸化により形成されるシリコン酸化膜
の膜質が一様であることにより、その後の等方性エッチ
ング工程において、均一性の高い形が保存される。ま
た、ポリシリコン膜6の熱酸化によりポリシリコン膜3
に鋭角の縁辺部や角部が残らない。従って、ポリシリコ
ン膜3、ポリシリコン膜9間の絶縁性を十分高くでき
る。
According to this embodiment, the film thickness of the oxide film formed on the side surface of the polysilicon film 3 is not particularly uneven, and the film quality is uniform. This is because the initial stage of lateral oxidation is improved. That is, in the present embodiment, first, the oxidizing agent is supplied to the side surface of the polysilicon film 3 through the silicon oxide film having almost the same film thickness. Therefore, the supply of the oxidizing agent to the side surface of the polysilicon film is performed substantially uniformly over the entire side surface of the polysilicon film 3. Secondly, since the side surface of the polysilicon film 3 is oxidized through the silicon oxide film, the film growth is diffusion-controlled, so that the rapid film growth is suppressed. Moreover, since the polysilicon film 3 is not oxidized so much, the film pressure of the silicon oxide film 7 can be reduced. Therefore, these two
Due to the two synergistic effects, a film having a uniform film pressure and good film quality grows on the side surface of the polysilicon film 3 in the initial stage of side surface oxidation. Then, by prolonging the oxidation time, such an oxide film having a good film quality can be formed sufficiently thick. Further, as described above, the film quality of the oxide film formed on the side surface of the polysilicon film 3 is uniform, and the film quality of the silicon oxide film formed by the oxidation of the polysilicon film 6 is uniform. In the subsequent isotropic etching process, a highly uniform shape is preserved. In addition, the polysilicon film 6 is thermally oxidized so that the polysilicon film 3 is
There are no sharp edges or corners left. Therefore, the insulation between the polysilicon film 3 and the polysilicon film 9 can be made sufficiently high.

第2図(a)〜(e)は、本発明の他の実施例の工程順
縦断面図である。シリコン酸化膜2上にシリコン窒化膜
10が積層された絶縁膜を有するシリコン基板1上に、前
記実施例と同様にしてポリシリコン膜3とシリコン酸化
膜4及びシリコン窒化膜5を形成し更に、シリコン窒化
膜5の上に、シリコン酸化膜12とシリコン窒化膜13を順
次気相成長法によって堆積し、この5層膜を所定形状に
加工する。この時、ポリシリコン膜3に対してシリコン
酸化膜及び窒化膜を選択的にエッチング除去する等方性
のプラズマエッチングでまずシリコン窒化膜13、シリコ
ン酸化膜12、シリコン窒化膜5及びシリコン酸化膜4の
各膜を順次エッチング除去した後、異方性のプラズマエ
ッチングでポリシリコン膜3をエッチング除去する。次
に、全面にポリシリコン膜6を堆積する(第2図
(a))。次にポリシリコン膜6を熱酸化し全てシリコ
ン酸化膜7に変え(第2図(b))、続いて、シリコン
窒化膜10上及びシリコン窒化膜13上のシリコン酸化膜7
を等方性のウェットエッチングで除去し、ポリシリコン
膜3の側面にのみシリコン酸化膜7を残す(第2図
(c)。次に、表面に露出しているシリコン窒化膜10及
び13とその直下にあるシリコン酸化膜2及び12を順次エ
ッチング除去し(第2図(d))、次いで熱酸化法によ
りシリコン基板表面にシリコン酸化膜8を形成した後、
所定形状のポリシリコン膜9を形成する(第2図
(e))。
2A to 2E are longitudinal cross-sectional views in order of the processes of another embodiment of the present invention. Silicon nitride film on the silicon oxide film 2
A polysilicon film 3, a silicon oxide film 4, and a silicon nitride film 5 are formed on the silicon substrate 1 having an insulating film in which 10 are laminated in the same manner as in the above-mentioned embodiment, and further, a silicon film is formed on the silicon nitride film 5. An oxide film 12 and a silicon nitride film 13 are sequentially deposited by a vapor phase epitaxy method, and this five-layer film is processed into a predetermined shape. At this time, the silicon nitride film 13, the silicon oxide film 12, the silicon nitride film 5 and the silicon oxide film 4 are first subjected to isotropic plasma etching for selectively removing the silicon oxide film and the nitride film with respect to the polysilicon film 3. After sequentially removing the respective films, the polysilicon film 3 is removed by anisotropic plasma etching. Next, a polysilicon film 6 is deposited on the entire surface (FIG. 2 (a)). Next, the polysilicon film 6 is thermally oxidized to be entirely converted into the silicon oxide film 7 (FIG. 2B), and subsequently, the silicon oxide film 7 on the silicon nitride film 10 and the silicon nitride film 13 is changed.
Is removed by isotropic wet etching to leave the silicon oxide film 7 only on the side surface of the polysilicon film 3 (FIG. 2C). Next, the silicon nitride films 10 and 13 exposed on the surface and the The silicon oxide films 2 and 12 immediately below are sequentially removed by etching (FIG. 2 (d)), and then the silicon oxide film 8 is formed on the surface of the silicon substrate by the thermal oxidation method.
A polysilicon film 9 having a predetermined shape is formed (FIG. 2 (e)).

本実施例では、シリコン基板表面はシリコン窒化膜10で
覆われているので前記実施例と異なり酸化されない。ま
た、シリコン窒化膜10をエッチング除去する際、ポリシ
リコン膜3の上面はシリコン窒化膜が2層あるので、エ
ッチング時のオーバエッチングによってポリシリコン膜
上面の絶縁膜が過度に除去されてしまうことが防げる利
点がある。
In this embodiment, since the surface of the silicon substrate is covered with the silicon nitride film 10, it is not oxidized unlike the above embodiment. Further, when the silicon nitride film 10 is removed by etching, since the upper surface of the polysilicon film 3 has two layers of silicon nitride films, the insulating film on the upper surface of the polysilicon film may be excessively removed due to overetching during etching. There is an advantage that can be prevented.

〔発明の効果〕〔The invention's effect〕

以上説明したように本発明は、下層導電膜パターン側面
に接し基板全面を覆うポリシリコン膜を全てシリコン酸
化膜に変え、さらに下層導電膜パターン側面とシリコン
酸化膜の接触する界面に下層導電膜の酸化膜を形成し、
前記シリコン酸化膜は全て除去し下層導電膜の酸化膜を
介して下層導電膜と電気的に絶縁した上層導電膜を形成
する。これにより、絶縁性に優れ、素子の平坦化及び微
細化に適した絶縁膜を形成することができる。
As described above, according to the present invention, the polysilicon film which contacts the side surface of the lower conductive film pattern and covers the entire surface of the substrate is entirely changed to the silicon oxide film, and the lower conductive film is formed at the interface between the side surface of the lower conductive film pattern and the silicon oxide film. Forming an oxide film,
All of the silicon oxide film is removed to form an upper conductive film that is electrically insulated from the lower conductive film through the oxide film of the lower conductive film. This makes it possible to form an insulating film having excellent insulating properties and suitable for flattening and miniaturizing the element.

【図面の簡単な説明】[Brief description of drawings]

第1図(a)〜(f)は本発明の一実施例の工程順縦断
面図、第2図(a)〜(e)は本発明の他の実施例の工
程順縦断面図である。 1……シリコン基板、2,4,7,8,11,12……シリコン酸化
膜、3,6,9……ポリシリコン膜、5,10,13……シリコン窒
化膜。
1 (a) to 1 (f) are longitudinal cross-sectional views in order of steps of one embodiment of the present invention, and FIGS. 2 (a) to 2 (e) are longitudinal cross-sectional views in order of steps of other embodiments of the present invention. . 1 ... silicon substrate, 2,4,7,8,11,12 ... silicon oxide film, 3,6,9 ... polysilicon film, 5,10,13 ... silicon nitride film.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】絶縁膜を有する半導体基板の一主面の所定
領域に第1の導電膜とその上に第1の酸化膜と酸化阻止
膜が交互に積層された多層膜を形成する工程と、全面に
多結晶シリコン膜を形成する工程と、前記多結晶シリコ
ン膜を酸化性雰囲気中で全てシリコン酸化膜に変換する
と共に、前記酸化性雰囲気中で前記シリコン酸化膜を介
して前記第1の導電膜を酸化することにより、前記第1
の導電膜と前記シリコン酸化膜の界面に第2の酸化膜を
形成する工程と、前記シリコン酸化膜を等方性エッチン
グ除去して前記絶縁膜を露出する工程と、前記第2の酸
化膜を介して前記第1の導電膜と電気的に絶縁された第
2の導電膜を形成する工程を含むことを特徴とする半導
体装置の製造方法。
1. A step of forming a first conductive film and a multi-layered film in which a first oxide film and an oxidation prevention film are alternately laminated on a predetermined region of a main surface of a semiconductor substrate having an insulating film. A step of forming a polycrystalline silicon film on the entire surface, converting the polycrystalline silicon film into a silicon oxide film in an oxidizing atmosphere, and forming the first silicon oxide film through the silicon oxide film in the oxidizing atmosphere. By oxidizing the conductive film, the first
Forming a second oxide film on the interface between the conductive film and the silicon oxide film, exposing the insulating film by isotropically removing the silicon oxide film, and removing the second oxide film from the second oxide film. A method of manufacturing a semiconductor device, comprising the step of forming a second conductive film electrically insulated from the first conductive film through the above.
JP60218362A 1985-09-30 1985-09-30 Method for manufacturing semiconductor device Expired - Lifetime JPH0799745B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60218362A JPH0799745B2 (en) 1985-09-30 1985-09-30 Method for manufacturing semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60218362A JPH0799745B2 (en) 1985-09-30 1985-09-30 Method for manufacturing semiconductor device

Publications (2)

Publication Number Publication Date
JPS6278852A JPS6278852A (en) 1987-04-11
JPH0799745B2 true JPH0799745B2 (en) 1995-10-25

Family

ID=16718695

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60218362A Expired - Lifetime JPH0799745B2 (en) 1985-09-30 1985-09-30 Method for manufacturing semiconductor device

Country Status (1)

Country Link
JP (1) JPH0799745B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7216955B2 (en) * 2019-01-09 2023-02-02 株式会社東海理化電機製作所 Organic EL element manufacturing method and organic EL device

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS609348B2 (en) * 1979-12-28 1985-03-09 富士通株式会社 Manufacturing method of semiconductor device
JPS57211251A (en) * 1981-06-23 1982-12-25 Toshiba Corp Manufacture of semiconductor integrated circuit

Also Published As

Publication number Publication date
JPS6278852A (en) 1987-04-11

Similar Documents

Publication Publication Date Title
JP3619597B2 (en) Method for forming insulating film of semiconductor device
CN1087751A (en) Methods and structures for forming isolation in integrated circuits
KR100190010B1 (en) Device Separating Method of Semiconductor Device
KR960006344B1 (en) Method for forming the charge storage electrode conductive layer with the maximum surface area
US6258726B1 (en) Method of forming isolation film for semiconductor devices
JPH0214784B2 (en)
US6274509B1 (en) Global planarization method for inter-layer-dielectric and inter-metal dielectric
JPH0799745B2 (en) Method for manufacturing semiconductor device
JPS5861641A (en) Manufacture of semiconductor device
JPS63204746A (en) Manufacture of semiconductor device
JPS5849027B2 (en) Manufacturing method for semiconductor integrated circuit devices
JPH079930B2 (en) Method for manufacturing semiconductor device
JPH0258778B2 (en)
JPS6278853A (en) Manufacture of semiconductor device
JPS6387742A (en) Manufacture of semiconductor device
JPS62219961A (en) Manufacture of thin film mos structure semiconductor device
JPH05283518A (en) Method for manufacturing semiconductor device
JPS63144542A (en) Semiconductor device and manufacture thereof
JPS6310898B2 (en)
KR960006974B1 (en) Method of manufacturing field oxide film of semiconductor device
JPH0748494B2 (en) Method for manufacturing semiconductor device
KR100545176B1 (en) Device Separation Method of Semiconductor Device
JP2969722B2 (en) Semiconductor integrated circuit device and method of manufacturing the same
JPH04267543A (en) Semiconductor device and manufacture thereof
JPS6149437A (en) Semiconductor device