Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JPH0810672B2 - Flat plate bonding method - Google Patents
[go: Go Back, main page]

JPH0810672B2 - Flat plate bonding method - Google Patents

Flat plate bonding method

Info

Publication number
JPH0810672B2
JPH0810672B2 JP16635187A JP16635187A JPH0810672B2 JP H0810672 B2 JPH0810672 B2 JP H0810672B2 JP 16635187 A JP16635187 A JP 16635187A JP 16635187 A JP16635187 A JP 16635187A JP H0810672 B2 JPH0810672 B2 JP H0810672B2
Authority
JP
Japan
Prior art keywords
bonding
flat plates
pair
flat plate
bonding method
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP16635187A
Other languages
Japanese (ja)
Other versions
JPS6410614A (en
Inventor
章友 手島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16635187A priority Critical patent/JPH0810672B2/en
Publication of JPS6410614A publication Critical patent/JPS6410614A/en
Publication of JPH0810672B2 publication Critical patent/JPH0810672B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Recrystallisation Techniques (AREA)
  • Local Oxidation Of Silicon (AREA)

Description

【発明の詳細な説明】 〔概要〕 平板の接着方法,例えばSOI(Silicon on Insulato
r)構造形成法の一種である薄膜転写SOI形成に必要な平
板の接着方法として,一対の平板の各々にs-Si:H層を形
成し,各a-Si:H層を緊密に接触させた状態で加熱するこ
とにより,両平板を強固に接着する方法を提案する。こ
れにより,高温の熱サイクルを経ても剥離や歪のない接
着が可能になる。
DETAILED DESCRIPTION OF THE INVENTION [Outline] A method for bonding flat plates, for example, SOI (Silicon on Insulato)
r) As a method of bonding flat plates necessary for thin film transfer SOI formation, which is a type of structure formation method, an s-Si: H layer is formed on each of a pair of flat plates, and each a-Si: H layer is brought into close contact. We propose a method of firmly bonding both plates by heating them in a heated state. This enables adhesion without peeling or distortion even after a high temperature thermal cycle.

〔産業上の利用分野〕[Industrial applications]

本発明は半導体等よりなる平板の接着方法に係り,特
に高温の熱サイクルに耐え得る接着方法に関する。
The present invention relates to a bonding method for a flat plate made of a semiconductor or the like, and particularly to a bonding method capable of withstanding a high temperature heat cycle.

上記のSOI形成法の一種である薄膜転写SOI形成法と
は,Siウエハを他の基板に絶縁層を介して接着し,このS
iウエハを研磨やエッチングにより薄膜化する方法であ
る。
The thin film transfer SOI formation method, which is one of the above-mentioned SOI formation methods, is a method in which a Si wafer is bonded to another substrate via an insulating layer.
This is a method of thinning an i-wafer by polishing or etching.

上記のSOI形成の場合Siウエハは1μm程度に薄膜化
され,この薄膜に種々のデバイスが形成される。
In the case of the above SOI formation, the Si wafer is thinned to about 1 μm, and various devices are formed on this thin film.

デバイス形成過程においては,1000℃前後の加熱と冷
却を行う工程が複数回行われる。このために薄膜に大き
なストレスが加わり,歪やクラックを生ずる虞がある。
In the device formation process, the process of heating and cooling at around 1000 ° C is performed multiple times. Therefore, a large stress is applied to the thin film, which may cause strain or crack.

このような用途の接着には歪やクラックの発生しな
い,また半導体プロセスに適用するには不純物汚染のな
い方法が要望される。
There is a demand for a method that does not cause distortion or cracks in bonding for such applications, and has no impurity contamination when applied to semiconductor processes.

〔従来の技術と,発明が解決しようとする問題点〕[Prior art and problems to be solved by the invention]

従来の接着方法として最も一般的なものは高分子系接
着剤を用いる方法である。
The most common conventional bonding method is to use a polymer adhesive.

この場合は,溶剤が抜け難く,また接着剤の耐熱性も
乏しいので半導体プロセスには適用できない。
In this case, the solvent is hard to escape, and the adhesive has poor heat resistance, so it cannot be applied to the semiconductor process.

これに対して半導体プロセスに適用できる接着方法と
しては,燐珪酸ガラス(PSG)による溶融接着がある。
On the other hand, as a bonding method applicable to the semiconductor process, there is melt bonding using phosphosilicate glass (PSG).

この方法は,一対の平板の接着面にPSGを堆積させて
おき,両接着面を合わせた状態で加圧,加熱してPSGの
溶融接着を行う。
In this method, PSG is deposited on the adhesive surfaces of a pair of flat plates, and the PSG is melt-bonded by pressurizing and heating both adhesive surfaces together.

PSGは燐(P)濃度が増すと軟化点が下がり融着が容
易になるが,Pによる汚染が問題になる。またPSGとSiと
の熱膨張係数の相違により,高温融着(750〜1100℃)
後常温度に戻したときに,歪やクラックが入りデバイス
形成に支障をきたすことが多い。
When the phosphorus (P) concentration of PSG increases, the softening point decreases and fusion becomes easier, but the contamination by P becomes a problem. Also, due to the difference in thermal expansion coefficient between PSG and Si, high temperature fusion (750 to 1100 ° C)
When the temperature is returned to normal temperature, distortion and cracks often occur, which hinders device formation.

〔問題点を解決するための手段〕[Means for solving problems]

上記問題点の解決は,一対の平板の各々の表面に水素
化アモルファスシリコン層を形成し,各平板上に形成さ
れた該水素化アモルファスシリコン層の表面を緊密に接
触させた状態で加熱することにより,前記一対の平板を
接着する本発明による平板の接着方法により達成され
る。
To solve the above problems, a hydrogenated amorphous silicon layer is formed on each surface of a pair of flat plates, and the surfaces of the hydrogenated amorphous silicon layers formed on each flat plate are heated in close contact with each other. According to the present invention, the flat plate bonding method according to the present invention for bonding the pair of flat plates is achieved.

〔作用〕[Action]

第1図は本発明の原理を説明する模式的な断面図であ
る。
FIG. 1 is a schematic sectional view for explaining the principle of the present invention.

図において,一対の平板1,1′の表面に被着したa-Si:
H層2,2′を密着した状態で温度を上げると,水素が抜け
ると同時にa-Siのダングリングボンド同志が結合し接着
が行われる。
In the figure, a-Si deposited on the surface of a pair of flat plates 1, 1 ':
If the temperature is raised while the H layers 2 and 2'are in close contact, hydrogen will escape and at the same time, the a-Si dangling bonds will bond and bond.

これは水素を含んだa-Si:Hを用いることにより始めて
可能となり,水素を含まないa-Siでは加熱しても水素離
脱によるSiのダングリングボンドの発生はなく,従って
平板の接着はできない。
This is possible only when a-Si: H containing hydrogen is used. With a-Si that does not contain hydrogen, no dangling bond of Si occurs due to hydrogen desorption, and therefore flat plates cannot be bonded. .

このように本発明の接着方法は従来方法と全く発想を
異にしており,高温にしたとき離脱してゆく水素により
a-Si表面にダングリングボンドを発生させ,これの結合
を利用して接着を行うものである。
As described above, the bonding method of the present invention is completely different from the conventional method in that it is separated by hydrogen which is released at high temperature.
A dangling bond is generated on the a-Si surface, and this bond is used for bonding.

さらに,水素は容易に外部に消散するので不純物汚染
の虞はなく,かつ接着層がアモルファス状態であるので
ストレスが吸収されやすく,薄膜化したデバイス形成用
のSiに悪影響を与えるおそれが少ない。
Furthermore, hydrogen is easily dissipated to the outside, so there is no risk of impurity contamination, and since the adhesive layer is in an amorphous state, stress is easily absorbed, and there is little risk of adversely affecting thinned Si for device formation.

〔実施例〕〔Example〕

第2図は本発明の一実施例を説明する模式的な断面図
である。
FIG. 2 is a schematic sectional view for explaining an embodiment of the present invention.

図において,一対の平板1,1′として,2インチ径のSi
ウエハ11,11′の表面に厚さ3000Åの酸化膜12,12′を形
成したものを用いる。
In the figure, as a pair of flat plates 1, 1 ′, a 2-inch diameter Si
The wafers 11 and 11 'having the oxide films 12 and 12' having a thickness of 3000 Å formed on the surfaces are used.

つぎに,酸化膜12,12′の表面にグロー放電CVD法によ
り厚さ5000Åのa-Si:H層2,2′を堆積する。
Next, a 5000-Å-thick a-Si: H layer 2, 2 ′ is deposited on the surface of the oxide film 12, 12 ′ by the glow discharge CVD method.

CVDは,基板温度を200℃にし,反応ガスとしてSiH4
H2,またはSiH4+Arを用い,これを数Torrに減圧して周
波数13.56MHzの電力を基板あたり数100W印加して行う。
In CVD, the substrate temperature is set to 200 ° C and SiH 4 + is used as the reaction gas.
Using H 2 or SiH 4 + Ar, decompressing it to several Torr and applying power of frequency 13.56MHz to several 100W per substrate.

このようにして得られた一対の平板1,1′を,a-Si:H層
2,2′が相互に接するように重ね,加重を加えた状態で
窒素(N2)雰囲気の電気炉に入れ,昇温してゆき700℃
で10分間保持し,その後電気炉の電源を切り自然冷却す
る。
The pair of flat plates 1,1 ′ thus obtained was used as an a-Si: H layer.
Put 2,2 'so that they are in contact with each other, put them in an electric furnace in a nitrogen (N 2 ) atmosphere with a load applied, and raise the temperature to 700 ° C.
Hold for 10 minutes, then turn off the electric furnace and let it cool naturally.

常温近くになったところで,試料を炉から取り出した
ところ一対の平板1,1′は固く結合されていた。
When the temperature was near room temperature, the sample was taken out of the furnace and the pair of flat plates 1,1 'were firmly bonded.

なお,試料を粉砕して詳細に調べたが,未接着部分は
殆どなく,全面にわたって強固な接着ができていること
が確認された。
In addition, when the sample was crushed and examined in detail, it was confirmed that there was almost no unbonded portion, and that strong bonding was achieved over the entire surface.

この機構は,a-Si:H中の水素は温度上昇に伴って徐々
に抜けてゆき,400℃以上では殆どの水素が抜けてしま
い,上記のようなSiのダングリングボンドの結合が行わ
れたものと考えられる。
In this mechanism, hydrogen in a-Si: H gradually escapes as the temperature rises, and most of the hydrogen escapes above 400 ° C, and the dangling bond of Si is bonded as described above. It is believed that

実施例においては一対の平板に酸化膜を形成したSi基
板を用いたが,これの代わりにp型Si基板とn型Si基板
を用い,極く薄いa-Si:Hを介して接着することにより大
面積のpn接合の形成が可能となる。
In the embodiment, the Si substrate in which an oxide film is formed on a pair of flat plates is used. Instead of this, a p-type Si substrate and an n-type Si substrate are used, and the bonding is performed through an extremely thin a-Si: H. Therefore, a large area pn junction can be formed.

また,実施例においては接着加熱工程をN2雰囲気中で
行ったが,酸素(O2)雰囲気中で行えば,接着面はSi-O
-Siのシロキサン結合となり,絶縁性の高い接着層が得
られる。
In addition, although the bonding heating step was performed in an N 2 atmosphere in the examples, if the bonding heating step is performed in an oxygen (O 2 ) atmosphere, the bonding surface is Si—O.
-Si becomes a siloxane bond, and an adhesive layer with high insulation is obtained.

さらに,s-Si:H層形成の原料ガスにO2やN2を添加する
ことにより,高抵抗の接着層(a-Si:H,Oやa-Si:H,N)を
形成することも可能である。
Furthermore, by adding O 2 or N 2 to the raw material gas for forming the s-Si: H layer, a high resistance adhesive layer (a-Si: H, O or a-Si: H, N) can be formed. Is also possible.

〔発明の効果〕〔The invention's effect〕

以上説明したように本発明によれば,不純物汚染がな
く,半導体プロセスに耐えうる耐熱性があり,熱による
ストレスや歪の少ない平板の接着が可能となる。
As described above, according to the present invention, it is possible to bond flat plates that are free from impurity contamination, have heat resistance that can withstand a semiconductor process, and have less stress and strain due to heat.

この接着方法は,SOI構造の形成,大面積のpn接合の形
成等に適合できる。
This bonding method can be applied to the formation of SOI structures and the formation of large area pn junctions.

【図面の簡単な説明】[Brief description of drawings]

第1図は本発明の原理を説明する模式的な断面図, 第2図は本発明の一実施例を説明する模式的な断面図で
ある。 図において, 1,1′の一対の平板,11,11′はSiウエハ,12,12′は酸化
膜,2,2′はa-Si:H層, である。
FIG. 1 is a schematic sectional view for explaining the principle of the present invention, and FIG. 2 is a schematic sectional view for explaining one embodiment of the present invention. In the figure, a pair of flat plates 1,1 ', 11,11' are Si wafers, 12,12 'are oxide films, and 2,2' are a-Si: H layers.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】一対の平板の各々の表面に水素化アモルフ
ァスシリコン(a-Si:H)層を形成し,各平板上に形成さ
れた該水素化アモルファスシリコン層の表面を緊密に接
触させた状態で加熱することにより,前記一対の平板を
接着することを特徴とする平板の接着方法。
1. A hydrogenated amorphous silicon (a-Si: H) layer is formed on each surface of a pair of flat plates, and the surfaces of the hydrogenated amorphous silicon layers formed on each flat plate are brought into close contact with each other. A method for bonding flat plates, characterized in that the pair of flat plates are bonded by heating in a state.
JP16635187A 1987-07-03 1987-07-03 Flat plate bonding method Expired - Lifetime JPH0810672B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16635187A JPH0810672B2 (en) 1987-07-03 1987-07-03 Flat plate bonding method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16635187A JPH0810672B2 (en) 1987-07-03 1987-07-03 Flat plate bonding method

Publications (2)

Publication Number Publication Date
JPS6410614A JPS6410614A (en) 1989-01-13
JPH0810672B2 true JPH0810672B2 (en) 1996-01-31

Family

ID=15829767

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16635187A Expired - Lifetime JPH0810672B2 (en) 1987-07-03 1987-07-03 Flat plate bonding method

Country Status (1)

Country Link
JP (1) JPH0810672B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TR200500923A2 (en) * 2005-03-16 2010-02-22 T�Rk�Ye B�L�Msel Ve Tekn�K Ara�Tirma Kurumu Small Dielectric Constant K for Advanced Technology Applications
CN102823000B (en) 2010-04-08 2016-08-03 日亚化学工业株式会社 Light-emitting device and manufacture method thereof
JP5725022B2 (en) * 2010-05-31 2015-05-27 日亜化学工業株式会社 Light emitting device and manufacturing method thereof

Also Published As

Publication number Publication date
JPS6410614A (en) 1989-01-13

Similar Documents

Publication Publication Date Title
US4771016A (en) Using a rapid thermal process for manufacturing a wafer bonded soi semiconductor
US3909332A (en) Bonding process for dielectric isolation of single crystal semiconductor structures
KR900003830B1 (en) Bonding Method of Silicon Plate or Silicon Dioxide Plate
US5102821A (en) SOI/semiconductor heterostructure fabrication by wafer bonding of polysilicon to titanium
JP2857802B2 (en) Method of connecting two objects together
US6562127B1 (en) Method of making mosaic array of thin semiconductor material of large substrates
US3922705A (en) Dielectrically isolated integral silicon diaphram or other semiconductor product
JPH0719738B2 (en) Bonded wafer and manufacturing method thereof
JPH067594B2 (en) Method for manufacturing semiconductor substrate
JP2000331899A (en) Method for forming soi wafer and soi wafer
US6570221B1 (en) Bonding of silicon wafers
JPH1187200A (en) Semiconductor substrate and method of manufacturing semiconductor device
US3623219A (en) Method for isolating semiconductor devices from a wafer of semiconducting material
JPH0312775B2 (en)
JPH0810672B2 (en) Flat plate bonding method
JP2576163B2 (en) Plate bonding method
JPH04199632A (en) Soi wafer and manufacture thereof
JPH01302740A (en) Dielectric isolation semiconductor substrate
JPS61174661A (en) Semiconductor integrated circuit device and manufacture thereof
JPH10256263A (en) Soi substrate and manufacture therefor
TWI913819B (en) Direct bonding of heterogeneous substrates
JPH0479209A (en) Manufacture of soi substrate
JP2500806B2 (en) Semiconductor substrate manufacturing method
JP2927280B2 (en) Method for manufacturing SOI substrate
JP2583764B2 (en) Method for manufacturing semiconductor integrated circuit device