JPH0832163B2 - Resonance switch circuit - Google Patents
Resonance switch circuitInfo
- Publication number
- JPH0832163B2 JPH0832163B2 JP1300885A JP30088589A JPH0832163B2 JP H0832163 B2 JPH0832163 B2 JP H0832163B2 JP 1300885 A JP1300885 A JP 1300885A JP 30088589 A JP30088589 A JP 30088589A JP H0832163 B2 JPH0832163 B2 JP H0832163B2
- Authority
- JP
- Japan
- Prior art keywords
- reverse current
- switching element
- resonance
- current blocking
- switching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000000903 blocking effect Effects 0.000 claims description 28
- 239000003990 capacitor Substances 0.000 claims description 13
- 230000003071 parasitic effect Effects 0.000 claims description 12
- 230000005669 field effect Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 8
- 238000009499 grossing Methods 0.000 description 6
- 230000000694 effects Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 1
Landscapes
- Dc-Dc Converters (AREA)
- Electronic Switches (AREA)
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明はスイッチング電源回路に関し、特に電流を正
弦波状にしてスイッチング損失を低減させた共振スイッ
チ回路に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a switching power supply circuit, and more particularly to a resonance switch circuit in which a current has a sine wave shape to reduce switching loss.
従来のこの種の共振スイッチ回路を用いたスイッチン
グ電源回路の一例を第５図に示す。図において、直流電
圧源10の電流は、制御用IC12により制御されるFET等か
らなるスイッチング素子11で断続され、トランス13で変
圧される。変圧された電流は、整流用ダイオード14,15
で整流され、平滑用チョークコイル16,平滑用コンデン
サ17で平滑されて直流電圧として出力される。なお、18
は平滑用コンデンサである。FIG. 5 shows an example of a conventional switching power supply circuit using this type of resonance switch circuit. In the figure, the current of the DC voltage source 10 is interrupted by a switching element 11 including a FET controlled by a control IC 12 and transformed by a transformer 13. The transformed current flows through the rectifying diodes 14, 15
Is smoothed by the smoothing choke coil 16 and the smoothing capacitor 17, and output as a DC voltage. In addition, 18
Is a smoothing capacitor.
ここで、前記スイッチング素子11には、共振用コイル
４と共振用コンデンサ５を接続し、断続化された電流を
正弦波状とし、スイッチング素子11のスイッチング動作
に同期させることで、スイッチング損失を低減させるよ
うにしている。Here, the resonance coil 4 and the resonance capacitor 5 are connected to the switching element 11 so that the intermittent current has a sine wave shape and is synchronized with the switching operation of the switching element 11 to reduce the switching loss. I am trying.
上述した従来の共振スイッチ回路は、スイッチング素
子11がオフのときには、スイッチング素子11を構成する
FETに寄生するダイオード等の逆電流阻止用一方向性素
子６を通して、スイッチング素子11がオンのときと逆方
向に電流が流れる。そして、この逆方向の電流は、逆電
流阻止用一方向性素子６に存在する大きな寄生容量によ
り、第６図に示すように、スイッチング素子11がターン
オフする際にスイッチング損失が発生することになる。
このため、スイッチング周波数を高周波化できず、しか
も効率も悪化するという問題が生じている。The conventional resonant switch circuit described above constitutes the switching element 11 when the switching element 11 is off.
Through the reverse current blocking unidirectional element 6 such as a diode parasitic on the FET, a current flows in the opposite direction to when the switching element 11 is on. Then, this reverse current causes switching loss when the switching element 11 is turned off, as shown in FIG. 6, due to the large parasitic capacitance existing in the reverse current blocking unidirectional element 6. .
Therefore, there is a problem that the switching frequency cannot be increased and the efficiency is deteriorated.
本発明はスイッチング損失を解消し、スイッチング周
波数の高周波化を可能にしてスイッチング効率を改善す
る共振スイッチ回路を提供することにある。It is an object of the present invention to provide a resonant switch circuit that eliminates switching loss, enables a higher switching frequency, and improves switching efficiency.
本発明の共振スイッチ回路は、電界効果トランジスタ
等で構成されるスイッチング素子と、このスイッチング
素子に寄生するダイオードと逆極性に向けて直列に接続
された第１の逆電流阻止用一方向性素子と、この第１の
逆電流阻止用一方向性素子と逆極性に向けて前記スイッ
チング素子及び第１の逆電流阻止用一方向性素子と常時
並列状態にあるように接続された第２の逆電流阻止用一
方向性素子と、前記各逆電流阻止用一方向性素子と直列
に接続された共振用コイルと、この共振用コイルの他方
に接続された共振コンデンサとで構成している。The resonant switch circuit of the present invention includes a switching element composed of a field effect transistor or the like, and a first reverse current blocking unidirectional element connected in series with the diode parasitic to the switching element in the opposite polarity. A second reverse current connected so as to be always in parallel with the switching element and the first reverse current blocking unidirectional element with a polarity opposite to that of the first reverse current blocking unidirectional element It comprises a blocking unidirectional element, a resonance coil connected in series with each of the reverse current blocking unidirectional elements, and a resonance capacitor connected to the other of the resonance coils.
この回路では、スイッチング素子がオフのときには、
スイッチング素子の寄生ダイオードを通して流れる電流
を第１の逆電流阻止用一方向性素子で阻止し、代わりに
寄生容量の小さな第２の逆電流阻止用一方向性素子を通
して通流させ、共振回路における電流の正弦波状化を保
持する一方で、スイッチング素子がターンオフされる際
の電流のクロスを防止する。In this circuit, when the switching element is off,
The current flowing through the parasitic diode of the switching element is blocked by the first reverse current blocking unidirectional element, and instead made to flow through the second reverse current blocking unidirectional element having a small parasitic capacitance, and the current in the resonance circuit is reduced. While maintaining the sinusoidalization of, while preventing current crossing when the switching element is turned off.
次に、本発明を図面を参照して説明する。 Next, the present invention will be described with reference to the drawings.
第１図は本発明の共振スイッチ回路の基本回路を示す
回路図である。図において、１はFET等で構成したスイ
ッチング素子、2,3はそれぞれダイオード等で構成され
る第１及び第２の逆電流阻止用一方向性素子、４は共振
用コイル、５は共振用コンデンサである。共振用コイル
４と共振用コンデンサ５は共振回路を構成している。FIG. 1 is a circuit diagram showing a basic circuit of a resonance switch circuit of the present invention. In the figure, 1 is a switching element composed of an FET, etc., 2 and 3 are first and second reverse current blocking unidirectional elements each composed of a diode etc., 4 is a resonance coil, and 5 is a resonance capacitor. Is. The resonance coil 4 and the resonance capacitor 5 form a resonance circuit.
前記スイッチング素子１は、制御信号によりスイッチ
ング動作を行う。第１の逆電流阻止用一方向性素子２
は、スイッチング素子１がオンしているときに流れる電
流の方向にむけて直列に接続され、スイッチング素子１
がオフのときに、スイッチング素子１に寄生するダイオ
ード等を通して流れる逆方向電流を阻止する。また、第
２の逆電流阻止用一方向性素子３は、前記スイッチング
素子１及び第１の逆電流阻止用一方向性素子２と逆極性
に向けて並列に接続され、スイッチング素子１がオフの
ときに、オン時と逆の電流を前記共振回路に流してい
る。The switching element 1 performs a switching operation according to a control signal. First reverse current blocking unidirectional element 2
Are connected in series in the direction of the current flowing when the switching element 1 is on.
When is off, the reverse current flowing through the diode or the like parasitic on the switching element 1 is blocked. Further, the second reverse current blocking unidirectional element 3 is connected in parallel to the switching element 1 and the first reverse current blocking unidirectional element 2 in the opposite polarity, and the switching element 1 is turned off. At times, a current reverse to that at the time of turning on is applied to the resonance circuit.
第２図は、第１図の基本回路を適用した電源回路の一
実施例の回路図である。なお、同図において第５図の従
来回路と同一部分には同一符号を付してある。FIG. 2 is a circuit diagram of an embodiment of a power supply circuit to which the basic circuit of FIG. 1 is applied. In the figure, the same parts as those in the conventional circuit of FIG. 5 are designated by the same reference numerals.
この実施例では、スイッチング素子１にＮチャネルMO
SFETを使用し、かつ逆電流阻止用一方向性素子2,3には
それぞれダイオードを使用している。また、共振用コイ
ル４と共振用コンデンサ５は同一符号を付してある。In this embodiment, the switching element 1 has an N channel MO.
SFET is used, and diodes are used for the unidirectional elements 2 and 3 for blocking reverse current. The resonance coil 4 and the resonance capacitor 5 are designated by the same reference numerals.
この電源回路によれば、スイッチング素子１で断続さ
れる直流電源11の電流は、共振用コイル４と共振用コン
デンサ５の共振回路により正弦波状とされる。そして、
スイッチング素子１がオフしている状態では、このスイ
ッチング素子１に寄生するダイオード６からの逆方向電
流を第１の逆電流阻止用一方向性素子であるダイオード
２により阻止し、一方では逆方向電流を第２の逆電流阻
止用一方向性素子であるダイオード３を通して流してい
る。According to this power supply circuit, the current of the DC power supply 11 which is intermittently connected by the switching element 1 is made sinusoidal by the resonance circuit of the resonance coil 4 and the resonance capacitor 5. And
When the switching element 1 is off, the reverse current from the diode 6 parasitic on the switching element 1 is blocked by the diode 2 which is the first reverse current blocking unidirectional element, while the reverse current is blocked. Through the diode 3 which is the second reverse current blocking unidirectional element.
これにより、容量の大きな寄生ダイオード６を回避
し、容量の小さなダイオード３を通して逆方向電流を通
流することが可能となり、時間的な応答遅れを回避した
電流を流すことが可能となる。したがって、第３図に、
スイッチング素子１のスイッチング波形を示すように、
スイッチング素子１の両端の電圧VSとスイッチング素子
１に流れる電流ISが、ターンオフ時においてクロスする
ことがなく、スイッチング損失を確実に無くすことが可
能となる。As a result, it is possible to avoid the parasitic diode 6 having a large capacitance and allow a reverse current to flow through the diode 3 having a small capacitance, and it is possible to flow a current that avoids a response delay with time. Therefore, in FIG.
As shown in the switching waveform of the switching element 1,
The voltage V S across the switching element 1 and the current I S flowing through the switching element 1 do not cross at the time of turn-off, and the switching loss can be surely eliminated.
なお、第４図は、本発明の基本回路の変形例を示して
おり、共振用コンデンサ５をスイッチング素子1,ダイオ
ード2,及び共振用コイル４と並列に接続している。この
回路においても、動作原理は第１図と同じである。Incidentally, FIG. 4 shows a modification of the basic circuit of the present invention, in which the resonance capacitor 5 is connected in parallel with the switching element 1, the diode 2 and the resonance coil 4. The operating principle of this circuit is the same as that of FIG.
また、ダイオード2,3の極性方向は、スイッチング素
子１の極性に応じて反対方向になることは言うまでもな
い。It goes without saying that the polarities of the diodes 2 and 3 are opposite to each other depending on the polarity of the switching element 1.
以上説明したように本発明は、スイッチング素子と直
列に第１の逆電流阻止用一方向性素子を接続し、かつこ
れらと並列に逆極性で第２の逆電流阻止用一方向性素子
を接続しているので、スイッチング素子がオフのときに
は、スイッチング素子の寄生ダイオードを通して流れる
電流を第１の逆電流阻止用一方向性素子で阻止し、代わ
りに寄生容量の小さな第２の逆電流阻止用一方向性素子
を通して通流させることが可能となり、共振回路におけ
る電流の正弦波状化を保持する一方で、スイッチング素
子がターンオフされる際の電流のクロスを防止し、スイ
ッチング損失を解消し、その高周波化，高効率化を達成
することができる効果がある。As described above, according to the present invention, the first reverse current blocking unidirectional element is connected in series with the switching element, and the second reverse current blocking unidirectional element is connected in parallel with the first reverse current blocking unidirectional element. Therefore, when the switching element is off, the current flowing through the parasitic diode of the switching element is blocked by the first reverse current blocking unidirectional element, and instead, the second reverse current blocking one having a small parasitic capacitance is blocked. It becomes possible to flow through the directional element, and while maintaining the sinusoidalization of the current in the resonance circuit, it prevents current crossing when the switching element is turned off, eliminates switching loss, and increases its frequency. ， There is an effect that high efficiency can be achieved.
第１図は本発明の共振スイッチ回路の基本回路図、第２
図は第１図の回路を適用した電源回路の一実施例の回路
図、第３図は第２図のスイッチ回路におけるスイッチン
グ波形図、第４図は本発明の基本回路の変形例の回路
図、第５図は従来のスイッチ回路を使用した電源回路の
回路図、第６図は従来のスイッチ回路におけるスイッチ
ング波形図である。 １…スイッチング素子、２…第１の逆電流阻止用一方向
性素子（ダイオード）、３…第２の逆電流阻止用一方向
性素子（ダイオード）、４…共振用コイル、５…共振用
コンデンサ、６…寄生ダイオード、10…直流電源、11…
スイッチング素子、12…制御用IC、13…トランス、14,1
5…整流用ダイオード、16…平滑用チョークコイル、17
…平滑用コンデンサ、18…平滑用コンデンサ。FIG. 1 is a basic circuit diagram of a resonance switch circuit of the present invention, and FIG.
1 is a circuit diagram of an embodiment of a power supply circuit to which the circuit of FIG. 1 is applied, FIG. 3 is a switching waveform diagram in the switch circuit of FIG. 2, and FIG. 4 is a circuit diagram of a modification of the basic circuit of the present invention. FIG. 5 is a circuit diagram of a power supply circuit using a conventional switch circuit, and FIG. 6 is a switching waveform diagram in the conventional switch circuit. DESCRIPTION OF SYMBOLS 1 ... Switching element, 2 ... 1st reverse current blocking unidirectional element (diode), 3 ... 2nd reverse current blocking unidirectional element (diode), 4 ... Resonance coil, 5 ... Resonance capacitor , 6 ... Parasitic diode, 10 ... DC power supply, 11 ...
Switching element, 12 ... Control IC, 13 ... Transformer, 14,1
5 ... Rectifying diode, 16 ... Smoothing choke coil, 17
… Smoothing capacitors, 18… Smoothing capacitors.
フロントページの続き (56)参考文献 米国特許4720667（ＵＳ，Ａ) “Ａ ＺＥＲＯ−ＣＵＲＲＥＮＴ−ＳＷ ＩＴＣＨＥＤ ＯＦＦ−ＬＩＮＥ ＱＵＡ ＳＩ−ＲＥＳＯＮＡＮＴ ＣＯＮＶＥＲＴ ＥＲ ＷＩＴＨ ＲＥＤＵＣＥＤ ＦＲＥ ＱＵＥＮＣＹ ＲＡＮＧＥ”Ｍ．Ｍ．Ｊｏ ｖａｎｏｖｉｃ，Ｆ．Ｃ．Ｌｅｅ，Ｄ. Ｙ．Ｃｈｅｎ，ＨＦＰＣ・ＭＡＹ 1988 ＰＲＯＣＥＥＤＩＮＧＳ Ｐ．Ｐ．15−24Front Page Continuation (56) Reference U.S. Pat. M. Jo vanovic, F.M. C. Lee, DY. Chen, HFPC MAY 1988 PROCESSEDINGS P. P. 15-24
Claims (1)
ッチング素子と、このスイッチング素子に寄生するダイ
オードと逆極性に向けて直列に接続された第１の逆電流
阻止用一方向性素子と、この第１の逆電流阻止用一方向
性素子と逆極性に向けて前記スイッチング素子及び第１
の逆電流阻止用一方向性素子と常時並列状態にあるよう
に接続された第２の逆電流阻止用一方向性素子と、前記
各逆電流阻止用一方向性素子と直列に接続された共振用
コイルと、この共振用コイルの他方に接続された共振用
コンデンサとで構成したことを特徴とする共振スイッチ
回路。1. A switching element composed of a field effect transistor or the like, a first reverse current blocking unidirectional element connected in series with a diode parasitic to the switching element in the direction opposite to the polarity, and the first unidirectional element. The reverse current blocking unidirectional element and the switching element and the first
Second reverse current blocking unidirectional element, which is connected in parallel with the reverse current blocking unidirectional element, and resonance connected in series with each of the reverse current blocking unidirectional elements. A resonance switch circuit comprising a resonance coil and a resonance capacitor connected to the other resonance coil.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1300885A JPH0832163B2 (en) | 1989-11-21 | 1989-11-21 | Resonance switch circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1300885A JPH0832163B2 (en) | 1989-11-21 | 1989-11-21 | Resonance switch circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH03164065A JPH03164065A (en) | 1991-07-16 |
| JPH0832163B2 true JPH0832163B2 (en) | 1996-03-27 |
Family
ID=17890293
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1300885A Expired - Lifetime JPH0832163B2 (en) | 1989-11-21 | 1989-11-21 | Resonance switch circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0832163B2 (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2513381B2 (en) * | 1991-09-24 | 1996-07-03 | ヤマハ株式会社 | Power supply circuit |
| JP4267865B2 (en) | 2002-04-19 | 2009-05-27 | 株式会社デンソー | Load drive device |
| JP2014230287A (en) * | 2013-05-17 | 2014-12-08 | 三菱電機株式会社 | Switching power supply |
| JP6129244B2 (en) * | 2015-07-01 | 2017-05-17 | 三菱電機株式会社 | DC / DC converter |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4720667A (en) | 1986-06-20 | 1988-01-19 | Lee Fred C | Zero-current switching quasi-resonant converters operating in a full-wave mode |
-
1989
- 1989-11-21 JP JP1300885A patent/JPH0832163B2/en not_active Expired - Lifetime
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4720667A (en) | 1986-06-20 | 1988-01-19 | Lee Fred C | Zero-current switching quasi-resonant converters operating in a full-wave mode |
Non-Patent Citations (1)
| Title |
|---|
| "ＡＺＥＲＯ−ＣＵＲＲＥＮＴ−ＳＷＩＴＣＨＥＤＯＦＦ−ＬＩＮＥＱＵＡＳＩ−ＲＥＳＯＮＡＮＴＣＯＮＶＥＲＴＥＲＷＩＴＨＲＥＤＵＣＥＤＦＲＥＱＵＥＮＣＹＲＡＮＧＥ"Ｍ．Ｍ．Ｊｏｖａｎｏｖｉｃ，Ｆ．Ｃ．Ｌｅｅ，Ｄ．Ｙ．Ｃｈｅｎ，ＨＦＰＣ・ＭＡＹ１９８８ＰＲＯＣＥＥＤＩＮＧＳＰ．Ｐ．１５−２４ |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH03164065A (en) | 1991-07-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100852550B1 (en) | A method and circuit for self-driven synchronous rectification | |
| KR100691929B1 (en) | General Magnetic Drive Synchronous Rectification for Synchronous Rectifiers with Floating Gate | |
| US4785387A (en) | Resonant converters with secondary-side resonance | |
| US5132889A (en) | Resonant-transition DC-to-DC converter | |
| US6483724B1 (en) | DC/DC ZVS full bridge converter power supply method and apparatus | |
| EP1236265B1 (en) | Externally-driven scheme for synchronous rectification | |
| US10686361B2 (en) | Synchronous rectifier gate driver with active clamp | |
| JPH0832163B2 (en) | Resonance switch circuit | |
| JP3259128B2 (en) | Synchronous rectification circuit | |
| JPH05199093A (en) | P-channel field-effect transistor driver circuit | |
| JPH09149635A (en) | Switching power supply | |
| JPH07245946A (en) | Semiconductor switch circuit | |
| JPS63503431A (en) | Self-oscillating high frequency power converter | |
| JP2882472B2 (en) | Power supply circuit using power insulated gate type FET | |
| JPS5875485A (en) | Transformer | |
| JP2001327163A (en) | Synchronously rectifying switching converter | |
| JPH0748945B2 (en) | Resonant converter | |
| JP2583457B2 (en) | Switching power supply | |
| JPH0583940A (en) | Switching power supply equipment | |
| JP4136349B2 (en) | Self-excited oscillation circuit | |
| JP2858412B2 (en) | Transformer connection type DC-DC converter | |
| JPH07312864A (en) | DC stabilized power supply | |
| JPH09271167A (en) | Synchronous rectifier circuit | |
| JP2742820B2 (en) | Power supply | |
| JPH01194606A (en) | MOSFET drive circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080327 Year of fee payment: 12 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090327 Year of fee payment: 13 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100327 Year of fee payment: 14 |
|
| EXPY | Cancellation because of completion of term | ||
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100327 Year of fee payment: 14 |