Sin et al., 2004 - Google Patents
A generalized timing-skew-free, multi-phase clock generation platform for parallel sampled-data systemsSin et al., 2004
View PDF- Document ID
- 10268693435378397635
- Author
- Sin S
- Seng-Pan U
- Martins R
- Publication year
- Publication venue
- 2004 IEEE International Symposium on Circuits and Systems (ISCAS)
External Links
Snippet
This paper presents a comprehensive analysis of mismatch-insensitive clock generation techniques for general parallel sampled-data systems. Two jitter-insensitive clock generation schemes are described, a class of multi-purpose, low-jitter, multi-phase clock …
- 238000005070 sampling 0 abstract description 32
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0626—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by filtering
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0675—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/1205—Multiplexed conversion systems
- H03M1/121—Interleaved, i.e. using multiple converters or converter parts for one channel
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0634—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
- H03M1/1245—Details of sampling arrangements or methods
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/14—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
- H03M1/0836—Continuously compensating for, or preventing, undesired influence of physical parameters of noise of phase error, e.g. jitter
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2255262B1 (en) | Analog-to-digital converter timing circuits | |
| Zhu et al. | A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS | |
| Wei et al. | An 8-b 400-MS/s 2-b-per-cycle SAR ADC with resistive DAC | |
| Razavi | Problem of timing mismatch in interleaved ADCs | |
| Guo et al. | A 5 GS/s 29 mW interleaved SAR ADC with 48.5 dB SNDR using digital-mixing background timing-skew calibration for direct sampling applications | |
| CN112311400A (en) | Voltage controlled oscillator based analog to digital converter including maximal length sequence generator | |
| Ferragina et al. | Gain and offset mismatch calibration in time-interleaved multipath A/D sigma-delta modulators | |
| EP3149546B1 (en) | Time register | |
| Sin et al. | A generalized timing-skew-free, multi-phase clock generation platform for parallel sampled-data systems | |
| US4527117A (en) | Signal processing system employing charge transfer devices | |
| EP4037192B1 (en) | Coarse-fine counting architecture for a vco-adc based on interlocked binary asynchronous counters | |
| CN106933299B (en) | Low-power DDS circuit with amplitude and phase error self-calibration | |
| Stepanovic | Calibration techniques for time-interleaved SAR A/D converters | |
| Akkaya et al. | A low-power 9-bit 222 ms/s asynchronous sar adc in 65 nm cmos | |
| Keramat et al. | A capacitor mismatch and gain insensitive 1.5-bit/stage pipelined A/D converter | |
| CN106936433B (en) | Charge domain phase error calibration circuit and DDS circuit adopting same | |
| Wang et al. | An 8.8-GS/s 8b time-interleaved SAR ADC with 50-dB SFDR using complementary dual-loop-assisted buffers in 28nm CMOS | |
| Sin et al. | NOVEL TIMING-SKEW-INSENSITIVE, MULTI-PHASE CLOCK | |
| Fathi et al. | A SAR ADC based time-to-digital converter in CMOS technology | |
| NOVEL et al. | Sai-Weng Sin, Seng-Pan U", RP Martins | |
| Ng et al. | A low-voltage CMOS 5-bit 600 MHz 30 mW SAR ADC for UWB wireless receivers | |
| Gu et al. | Power efficient SAR ADC with optimized settling technique | |
| Zhang et al. | Design of 6-to-8-bit High-Speed Time-Interleaved SAR ADC | |
| CN113098516B (en) | Staggered ADC ping-pong pre-sampling holding buffer | |
| Zhang et al. | An 8bit 1GS/s time-interleaved SAR ADC in 40nm CMOS |