Calinescu, 1997 - Google Patents
A BSP approach to the scheduling of tightly-nested loopsCalinescu, 1997
View PDF- Document ID
- 1395120116089932513
- Author
- Calinescu R
- Publication year
- Publication venue
- Proceedings 11th International Parallel Processing Symposium
External Links
Snippet
This paper addresses the scheduling of uniform-dependence loop nests within the framework of the bulk-synchronous parallel (BSP) model. Two broad classes of tightly- nested loops are identified in the paper and scheduled according to the BSP discipline, and …
- 238000004891 communication 0 description 9
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformations of program code
- G06F8/41—Compilation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F19/00—Digital computing or data processing equipment or methods, specially adapted for specific applications
- G06F19/10—Bioinformatics, i.e. methods or systems for genetic or protein-related data processing in computational molecular biology
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Flynn | Very high-speed computing systems | |
| Sorel | Massively parallel computing systems with real time constraints: the" Algorithm Architecture Adequation" methodology | |
| Miranker et al. | Spacetime representations of computational structures | |
| Marwedel | A new synthesis algorithm for the MIMOLA software system | |
| Darte et al. | Mapping uniform loop nests onto distributed memory architectures | |
| Cannataro et al. | A parallel cellular automata environment on multicomputers for computational science | |
| Galil et al. | An efficient general-purpose parallel computer | |
| Hadfield | On the LU factorization of sequences of identically structured sparse matrices within a distributed memory environment | |
| Roychowdhury | Derivation, extensions and parallel implementation of regular iterative algorithms | |
| Wise | Matrix algebra and applicative programming | |
| Calinescu | A BSP approach to the scheduling of tightly-nested loops | |
| Wess | Automatic code generation for integrated digital signal processors | |
| Gaudiot et al. | Token relabeling in a tagged token data-flow architecture | |
| Vree et al. | Design considerations for a parallel reduction machine | |
| Gross et al. | Mapping a single-assignment language onto the Warp systolic array | |
| Mullin | A uniform way of reasoning about array-based computation in radar: Algebraically connecting the hardware/software boundary | |
| Woodward et al. | Portable petaflop/s programming: Applying distributed computing methodology to the grid within a single machine room | |
| US6401189B1 (en) | General base state assignment for optimal massive parallelism | |
| Calinescu | Bulk synchronous parallel scheduling of uniform dags | |
| Arif et al. | A neural network accelerator using matrix memory with broadcast bus | |
| Goudin et al. | Parallel sparse linear algebra and application to structural mechanics | |
| Vegeais | Vector and parallel strategies for sparse matrix problems in equation-based chemical process flowsheeting | |
| George | Solution of sparse systems of equations on multiprocessor architectures | |
| Teo | Concurrency control in the multi-ring manchester dataflow machine | |
| Torbey et al. | Multiclock selection and synthesis for CDFGs using optimal clock sets and genetic algorithms |